1507
10-TAP SIP DELAY LINE
T
D
/T
R
= 5
(SERIES 1507)
FEATURES
•
•
•
•
•
•
10 taps of equal delay increment
Very narrow device (SIP package)
Stackable for PC board economy
Low profile
Epoxy encapsulated
Meets or exceeds MIL-D-23859C
data
3
®
delay
devices,
inc.
PACKAGES
1507-xxz
xx = Delay (T
D
)
z = Impedance Code
1 2 3 4 5 6 7 8 9 10 11 12 13 14
GND NC IN T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 GND
FUNCTIONAL DESCRIPTION
The 1507-series device is a fixed, single-input, ten-output, passive delay
line. The signal input (IN) is reproduced at the outputs (T1-T10) in equal
increments. The delay from IN to T10 (T
D
) is given by the device dash
number. The characteristic impedance of the line is given by the letter
code that follows the dash number (See Table). The rise time (T
R
) of the
line is 10% of T
D
, and the 3dB bandwidth is given by 3.5 / T
D
.
PIN DESCRIPTIONS
IN
Signal Input
T1-T10 Tap Outputs
GND Ground
SERIES SPECIFICATIONS
•
•
•
•
•
Dielectric breakdown:
Distortion @ output:
Operating temperature:
Storage temperature:
Temperature coefficient:
50 Vdc
10% max.
-55°C to +125°C
-55°C to +125°C
100 PPM/°C
DASH NUMBER SPECIFICATIONS
Part
Number
1507-20A
1507-40A
1507-50A
1507-100A
1507-150A
1507-200A
1507-20B
1507-50B
1507-100B
1507-200B
1507-250B
1507-20C
1507-50C
1507-100C
1507-200C
1507-50G
1507-100G
1507-200G
1507-300G
1507-500G
T
D
(ns)
20.0
±
2.0
40.0
±
2.0
50.0
±
2.5
100
±
5.0
150
±
7.5
200
±
10.0
20.0
±
2.0
50.0
±
2.5
100
±
5.0
200
±
10.0
250
±
13.0
20.0
±
2.0
50.0
±
2.5
100
±
5.0
200
±
13.0
50.0
±
2.5
100
±
5.0
200
±
10.0
300
±
15.0
500
±
25.0
Delay per
Tap (ns)
2.0
±
0.4
4.0
±
1.0
5.0
±
1.5
10.0
±
2.0
15.0
±
2.0
20.0
±
3.0
2.0
±
0.4
5.0
±
1.5
10.0
±
2.0
20.0
±
3.0
25.0
±
4.0
2.0
±
0.4
5.0
±
1.5
10.0
±
2.0
20.0
±
3.0
5.0
±
1.5
10.0
±
2.0
20.0
±
3.0
30.0
±
4.0
50.0
±
5.0
T
R
(ns)
4.0
8.0
9.0
18.0
28.0
38.0
4.0
9.0
18.0
38.0
48.0
4.0
9.0
18.0
38.0
9.0
18.0
38.0
58.0
98.0
Impedance
(Ω)
Ω
50
50
50
50
50
50
100
100
100
100
100
200
200
200
200
500
500
500
500
500
R
DC
(Ω)
Ω
1.0
1.5
1.5
2.0
3.0
4.0
1.5
2.0
4.0
6.0
7.0
3.0
4.5
6.0
9.0
6.0
10.0
30.0
30.0
55.0
T1 T2 T3 T4 T5 T6 T7 T8 T9
IN
GND
T10
GND
Functional Diagram
1
2
3
4
5
6
7
8
9
10 11 12 13 14
.200
MAX.
1.455 TYP.
.020
TYP.
.250
MAX.
.020 TYP.
1.300 TYP.
.100
TYP.
.100
MIN.
.010
TYP.
Package Dimensions
©
1997 Data Delay Devices
Doc #97025
2/6/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
1507
PASSIVE DELAY LINE TEST SPECIFICATIONS
TEST CONDITIONS
INPUT:
Ambient Temperature:
Input Pulse:
25 C
±
3 C
High = 3.0V typical
Low = 0.0V typical
Source Impedance:
50Ω Max.
Rise/Fall Time:
3.0 ns Max. (measured
at 10% and 90% levels)
Pulse Width (T
D
<= 75ns):
PW
IN
= 100ns
Period
(T
D
<= 75ns):
PER
IN
= 1000ns
Pulse Width (T
D
> 75ns):
PW
IN
= 2 x T
D
Period
(T
D
> 75ns):
PER
IN
= 10 x T
D
o
o
OUTPUT:
R
load
:
C
load
:
Threshold:
10MΩ
10pf
50% (Rising & Falling)
NOTE:
The above conditions are for test only and do not in any way restrict the operation of the device.
PER
IN
PW
IN
T
RISE
INPUT
SIGNAL
90%
50%
10%
T
FALL
V
IH
90%
50%
10%
V
IL
T
FALL
T
RISE
T
RISE
OUTPUT
SIGNAL
90%
50%
10%
T
FALL
V
OH
90%
50%
10%
V
OL
Timing Diagram For Testing
OUT
PULSE
GENERATOR
TRIG
R
IN
IN
50
Ω
DEVICE UNDER
TEST (DUT)
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
IN
TRIG
OSCILLOSCOPE
R
OUT
R
IN
= R
OUT
= Z
LINE
Test Setup
Doc #97025
2/6/97
DATA DELAY DEVICES, INC.
Tel: 973-773-2299
Fax: 973-773-9672
http://www.datadelay.com
2
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
