D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
74AC241 • 74ACT241 Octal Buffer/Line Driver with 3-STATE Outputs
November 1988
Revised March 2005
74AC241 • 74ACT241
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The AC/ACT241 is an octal buffer and line driver designed
to be employed as a memory address driver, clock driver
and bus-oriented transmitter or receiver which provides
improved PC board density.
Features
s
I
CC
and I
OZ
reduced by 50%
s
Non-inverting 3-STATE outputs drive bus lines or buffer
memory address registers
s
Outputs source/sink 24 mA
s
ACT241 has TTL-compatible inputs
Ordering Code:
Order Number
74AC241SC
74AC241SJ
74AC241MTC
74AC241PC
74ACT241SC
74ACT241SJ
74ACT241MTC
74ACT241PC
Package Number
M20B
M20D
MTC20
N20A
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Logic Symbol
Pin Descriptions
Pin Names
OE
1
OE
2
I
0
–I
7
O
0
–O
7
Description
3-STATE Output Enable Input
3-STATE Output Enable Input (Active HIGH)
Inputs
Outputs
Truth Tables
Inputs
OE
1
I
n
L
H
X
Inputs
OE
2
H
H
L
H HIGH Voltage Level
L LOW Voltage Level
X Immaterial
Z High Impedance
FACT
¥
is a trademark of Fairchild Semiconductor Corporation.
Outputs
(Pins 12, 14, 16, 18)
L
H
Z
Outputs
I
n
L
H
X
(Pins 3, 5, 7, 9)
L
H
Z
Connection Diagram
L
L
H
© 2005 Fairchild Semiconductor Corporation
DS009942
www.fairchildsemi.com
74AC241 • 74ACT241
Absolute Maximum Ratings
(Note 1)
Supply Voltage (V
CC
)
DC Input Diode Current (I
IK
)
V
I
V
I
0.5V to
7.0V
20 mA
20 mA
0.5V to V
CC
0.5V
20 mA
20 mA
0.5V to V
CC
0.5V
r
50 mA
r
50 mA
65
q
C to
150
q
C
140
q
C
Recommended Operating
Conditions
Supply Voltage (V
CC
)
AC
ACT
Input Voltage (V
I
)
Output Voltage (V
O
)
Operating Temperature (T
A
)
Minimum Input Edge Rate (
'
V/
'
t)
AC Devices
V
IN
from 30% to 70% of V
CC
V
CC
@ 3.3V, 4.5V, 5.5V
Minimum Input Edge Rate (
'
V/
'
t)
ACT Devices
V
IN
from 0.8V to 2.0V
V
CC
@ 4.5V, 5.5V
125 mV/ns
Note 1:
Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, with-
out exception, to ensure that the system design is reliable over its power
supply, temperature, and output/input loading variables. Fairchild does not
recommend operation of FACT
¥
circuits outside databook specifications.
0.5V
V
CC
0.5V
2.0V to 6.0V
4.5V to 5.5V
0V to V
CC
0V to V
CC
DC Input Voltage (V
I
)
DC Output Diode Current (I
OK
)
V
O
V
O
0.5V
V
CC
0.5V
40
q
C to
85
q
C
DC Output Voltage (V
O
)
DC Output Source
or Sink Current (I
O
)
DC V
CC
or Ground Current
per Output Pin (I
CC
or I
GND
)
Storage Temperature (T
STG
)
Junction Temperature (T
J
)
PDIP
125 mV/ns
DC Electrical Characteristics for AC
Symbol
V
IH
Parameter
Minimum HIGH Level
Input Voltage
V
IL
Maximum LOW Level
Input Voltage
V
OH
Minimum HIGH Level
Output Voltage
V
CC
(V)
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
3.0
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
3.0
4.5
5.5
3.0
4.5
5.5
I
N
(Note 4)
I
OZ
Maximum Input Leakage Current
Maximum 3-STATE
Leakage Current
I
OLD
I
OHD
I
CC
(Note 4)
Minimum Dynamic
Output Current (Note 3)
Maximum Quiescent Supply Current
5.5
5.5
5.5
5.5
4.0
5.5
0.002
0.001
0.001
T
A
Typ
1.5
2.25
2.75
1.5
2.25
2.75
2.99
4.49
5.49
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
2.56
3.86
4.86
0.1
0.1
0.1
0.36
0.36
0.36
25
q
C
T
A
40
q
C to
85
q
C
2.1
3.15
3.85
0.9
1.35
1.65
2.9
4.4
5.4
Guaranteed Limits
Units
V
OUT
V
Conditions
0.1V
or V
CC
0.1V
V
OUT
0.1V
V
or V
CC
0.1V
V
I
OUT
V
IN
50
P
A
V
IL
or V
IH
2.46
3.76
4.76
0.1
0.1
0.1
V
V
I
OH
I
OH
I
OH
I
OUT
V
IN
12 mA
24 mA
24 mA (Note 2)
50
P
A
V
IL
or V
IH
12 mA
24 mA
24 mA (Note 2)
V
CC
, GND
V
IL
, V
IH
V
CC
, GND
V
CC
, GND
1.65V Max
3.85V Min
V
CC
or GND
0.44
0.44
0.44
V
I
OL
I
OL
I
OL
V
I
V
I
V
O
r
0.1
r
0.25
r
1.0
r
2.5
75
P
A
P
A
mA
mA
V
I
(OE)
V
OLD
V
OHD
V
IN
75
40.0
P
A
Note 2:
All outputs loaded; thresholds on input associated with output under test.
Note 3:
Maximum test duration 2.0 ms, one output loaded at a time.
Note 4:
I
IN
and I
CC
@ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V
CC
.
www.fairchildsemi.com
2
74AC241 • 74ACT241
DC Electrical Characteristics for ACT
Symbol
V
IH
V
IL
V
OH
Parameter
Minimum HIGH Level
Input Voltage
Maximum LOW Level
Input Voltage
Minimum HIGH Level
Output Voltage
V
CC
(V)
4.5
5.5
4.5
5.5
4.5
5.5
4.5
5.5
V
OL
Maximum LOW Level
Output Voltage
4.5
5.5
4.5
5.5
I
IN
I
OZ
I
CCT
I
OLD
I
OHD
I
CC
Maximum Input
Leakage Current
Maximum 3-STATE
Leakage Current
Maximum
I
CC
/Input
Minimum Dynamic
Output Current (Note 6)
Maximum Quiescent
Supply Current
Note 5:
All outputs loaded; thresholds on input associated with output under test.
Note 6:
Maximum test duration 2.0 ms, one output loaded at a time.
T
A
Typ
1.5
1.5
1.5
1.5
4.49
5.49
25
q
C
2.0
2.0
0.8
0.8
4.4
5.4
3.86
4.86
T
A
40
q
C to
85
q
C
2.0
2.0
0.8
0.8
4.4
5.4
3.76
4.76
0.1
0.1
0.44
0.44
Guaranteed Limits
Units
V
V
V
V
OUT
V
OUT
I
OUT
V
IN
V
I
OH
I
OH
V
I
OUT
V
IN
Conditions
0.1V
0.1V
or V
CC
0.1V
or V
CC
0.1V
50
P
A
V
IL
or V
IH
24 mA
24 mA (Note 5)
50
P
A
V
IL
or V
IH
24 mA
24 mA (Note 5)
V
CC
, GND
V
IL
, V
IH
V
CC
, GND
V
CC
2.1V
1.65V Max
3.85V Min
V
CC
0.001
0.001
0.1
0.1
0.36
0.36
V
I
OL
I
OL
V
I
V
I
V
O
V
I
5.5
5.5
5.5
5.5
5.5
5.5
0.6
r
0.1
r
0.25
r
1.0
r
2.5
1.5
75
P
A
P
A
mA
mA
mA
V
OLD
V
OHD
V
IN
or GND
75
4.0
40.0
P
A
AC Electrical Characteristics for AC
V
CC
Symbol
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Parameter
Propagation Delay
Data to Output
Propagation Delay
Data to Output
Output Enable Time
Output Enable Time
Output Disable Time
Output Disable Time
(V)
(Note 7)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
Note 7:
Voltage Range 3.3 is 3.3V
r
3.3V
Voltage Range 5.0 is 5.0V
r
0.5V
T
A
C
L
Min
1.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
2.0
1.5
1.5
1.5
25
q
C
50 pF
Typ
6.0
5.0
6.0
4.5
6.5
5.5
7.0
5.5
8.0
6.5
7.0
6.0
Max
9.0
7.0
9.0
7.0
12.5
9.0
12.0
9.0
12.0
10.0
12.5
10.0
T
A
40
q
C to
85
q
C
C
L
50 pF
Max
10.0
7.5
10.5
7.5
13.0
9.5
13.0
9.5
12.5
10.5
13.0
10.5
ns
ns
ns
ns
ns
ns
Units
Min
1.5
1.0
1.0
1.0
1.0
1.0
1.5
1.0
2.0
1.0
1.0
1.0
3
www.fairchildsemi.com
74AC241 • 74ACT241
AC Electrical Characteristics for ACT
V
CC
Symbol
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Parameter
Propagation Delay
Data to Output
Propagation Delay
Data to Output
Output Enable Time
Output Enable Time
Output Disable Time
Output Disable Time
5.0
5.0
5.0
5.0
1.5
1.5
1.5
2.0
6.0
7.0
8.0
7.0
9.0
10.0
10.5
10.5
1.0
1.5
1.5
1.5
10.0
11.0
11.5
11.5
ns
ns
ns
ns
5.0
1.5
7.0
9.0
1.5
10.0
ns
(V)
(Note 8)
5.0
Min
1.5
T
A
C
L
25
q
C
50 pF
Typ
6.5
Max
9.0
T
A
40
q
C to
85
q
C
C
L
50 pF
Max
10.0
ns
Units
Min
1.5
Note 8:
Voltage Range 5.0 is 5.0V
r
0.5V
Capacitance
Symbol
C
IN
C
PD
Parameter
Input Capacitance
Power Dissipation Capacitance
Typ
4.5
45.0
Units
pF
pF
V
CC
V
CC
OPEN
5.0V
Conditions
www.fairchildsemi.com
4
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
