SN54HCT02, SN74HCT02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SCLS065E – NOVEMBER 1988 – REVISED JULY 2003
D
D
D
Operating Voltage Range of 4.5 V to 5.5 V
Outputs Can Drive Up To 10 LSTTL Loads
Low Power Consumption, 20-µA Max I
CC
SN54HCT02 . . . J OR W PACKAGE
SN74HCT02 . . . D, DB, N, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
Typical t
pd
= 10 ns
±4-mA
Output Drive at 5 V
Low Input Current of 1
µA
Max
Inputs Are TTL-Voltage Compatible
SN54HCT02 . . . FK PACKAGE
(TOP VIEW)
1Y
1A
1B
2Y
2A
2B
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
4Y
4B
4A
3Y
3B
3A
1A
1Y
NC
V
CC
4Y
1B
NC
2Y
NC
2A
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
4B
NC
4A
NC
3Y
NC – No internal connection
description/ordering information
These devices contain four independent 2-input NOR gates. They perform the Boolean function Y = A
•
B or
Y = A + B in positive logic.
ORDERING INFORMATION
TA
PDIP – N
SOIC – D
–40°C 85°C
–40 C to 85 C
SOP – NS
SSOP – DB
TSSOP – PW
CDIP – J
–55°C 125°C
–55 C to 125 C
CFP – W
LCCC – FK
PACKAGE†
Tube of 25
Tube of 50
Reel of 2500
Reel of 250
Reel of 2000
Reel of 2000
Tube of 90
Reel of 2000
Reel of 250
Tube of 25
Tube of 150
Tube of 55
ORDERABLE
PART NUMBER
SN74HCT02N
SN74HCT02D
SN74HCT02DR
SN74HCT02DT
SN74HCT02NSR
SN74HCT02DBR
SN74HCT02PW
SN74HCT02PWR
SN74HCT02PWT
SNJ54HCT02J
SNJ54HCT02W
SNJ54HCT02FK
SNJ54HCT02J
SNJ54HCT02W
SNJ54HCT02FK
HT02
HCT02
HT02
HCT02
TOP-SIDE
MARKING
SN74HCT02N
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
2003, Texas Instruments Incorporated
UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
2B
GND
NC
3A
3B
1
SN54HCT02, SN74HCT02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SCLS065E – NOVEMBER 1988 – REVISED JULY 2003
FUNCTION TABLE
(each gate)
INPUTS
A
H
X
L
B
X
H
L
OUTPUT
Y
L
L
H
logic diagram, each gate (positive logic)
A
Y
B
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
†
Supply voltage range, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V
Input clamp current, I
IK
(V
I
< 0 or V
I
> V
CC
) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±20
mA
Output clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±20
mA
Continuous output current, I
O
(V
O
= 0 to V
CC
) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±25
mA
Continuous current through V
CC
or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±50
mA
Package thermal impedance,
θ
JA
(see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W
DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113°C/W
Storage temperature range, T
stg
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
SN54HCT02
MIN
VCC
VIH
VIL
VI
VO
∆t/∆v
Supply voltage
High-level input voltage
Low-level input voltage
Input voltage
Output voltage
Input transition rise/fall time
VCC = 4.5 V to 5.5 V
VCC = 4.5 V to 5.5 V
4.5
2
0.8
0
0
VCC
VCC
500
0
0
NOM
5
MAX
5.5
SN74HCT02
MIN
4.5
2
0.8
VCC
VCC
500
NOM
5
MAX
5.5
UNIT
V
V
V
V
V
ns
TA
Operating free-air temperature
–55
125
–40
85
°C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs,
literature number SCBA004.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
2
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
SN54HCT02, SN74HCT02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SCLS065E – NOVEMBER 1988 – REVISED JULY 2003
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
VOH
VOL
II
ICC
∆I
CC†
Ci
TEST CONDITIONS
VI = VIH or VIL
VI = VIH or VIL
VI = VCC or 0
VI = VCC or 0,
IOH = –20
µA
IOH = –4 mA
IOL = 20
µA
IOL = 4 mA
VCC
4.5 V
4.5 V
5.5 V
5.5 V
5.5 V
4.5 V
to 5.5 V
1.4
3
TA = 25°C
MIN
TYP
MAX
4.4
3.98
4.499
4.3
0.001
0.17
±0.1
0.1
0.26
±100
2
2.4
10
SN54HCT02
MIN
4.4
3.7
0.1
0.4
±1000
40
3
10
MAX
SN74HCT02
MIN
4.4
3.84
0.1
0.33
±1000
20
2.9
10
MAX
UNIT
V
V
nA
µA
mA
pF
IO = 0
One input at 0.5 V or 2.4 V,
Other inputs at 0 or VCC
† This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.
switching characteristics over recommended operating free-air temperature range, C
L
= 50 pF
(unless otherwise noted) (see Figure 1)
PARAMETER
tpd
tt
FROM
(INPUT)
A or B
TO
(OUTPUT)
Y
Y
VCC
4.5 V
5.5 V
4.5 V
5.5 V
TA = 25°C
MIN
TYP
MAX
11
10
9
8
20
18
15
14
SN54HCT02
MIN
MAX
30
27
22
20
SN74HCT02
MIN
MAX
25
22
19
17
UNIT
ns
ns
operating characteristics, T
A
= 25°C
PARAMETER
Cpd
Power dissipation capacitance
TEST CONDITIONS
No load
TYP
20
UNIT
pF
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
3
SN54HCT02, SN74HCT02
QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SCLS065E – NOVEMBER 1988 – REVISED JULY 2003
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
Test
Point
CL = 50 pF
(see Note A)
In-Phase
Output
3V
Input
1.3 V
tPLH
1.3 V
10%
tPHL
Out-of-Phase
Output
90%
1.3 V
10%
tf
90%
tr
Input 1.3 V
0.3 V
2.7 V
2.7 V
3V
1.3 V
0.3 V 0 V
tf
tPLH
1.3 V
10%
90%
tr
VOH
VOL
1.3 V
0V
tPHL
90%
VOH
1.3 V
10% V
OL
tf
LOAD CIRCUIT
tr
VOLTAGE WAVEFORM
INPUT RISE AND FALL TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES
NOTES: A. CL includes probe and test-fixture capacitance.
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR
≤
1 MHz, ZO = 50
Ω,
tr = 6 ns, tf = 6 ns.
C. The outputs are measured one at a time with one input transition per measurement.
D. tPLH and tPHL are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
4
POST OFFICE BOX 655303
•
DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
18-Sep-2008
PACKAGING INFORMATION
Orderable Device
SN74HCT02D
SN74HCT02DE4
SN74HCT02DG4
SN74HCT02DR
SN74HCT02DRE4
SN74HCT02DRG4
SN74HCT02DT
SN74HCT02DTE4
SN74HCT02DTG4
SN74HCT02N
SN74HCT02NE4
SN74HCT02NSR
SN74HCT02NSRE4
SN74HCT02NSRG4
SN74HCT02PW
SN74HCT02PWE4
SN74HCT02PWG4
SN74HCT02PWR
SN74HCT02PWRE4
SN74HCT02PWRG4
SN74HCT02PWT
SN74HCT02PWTE4
SN74HCT02PWTG4
(1)
Status
(1)
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
ACTIVE
Package
Type
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
SOIC
PDIP
PDIP
SO
SO
SO
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
TSSOP
Package
Drawing
D
D
D
D
D
D
D
D
D
N
N
NS
NS
NS
PW
PW
PW
PW
PW
PW
PW
PW
PW
Pins Package Eco Plan
(2)
Qty
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
14
50
50
50
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Lead/Ball Finish
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
CU NIPDAU
MSL Peak Temp
(3)
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
N / A for Pkg Type
N / A for Pkg Type
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
Level-1-260C-UNLIM
2500 Green (RoHS &
no Sb/Br)
2500 Green (RoHS &
no Sb/Br)
2500 Green (RoHS &
no Sb/Br)
250
250
250
25
25
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Pb-Free
(RoHS)
Pb-Free
(RoHS)
2000 Green (RoHS &
no Sb/Br)
2000 Green (RoHS &
no Sb/Br)
2000 Green (RoHS &
no Sb/Br)
90
90
90
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
2000 Green (RoHS &
no Sb/Br)
2000 Green (RoHS &
no Sb/Br)
2000 Green (RoHS &
no Sb/Br)
250
250
250
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
Green (RoHS &
no Sb/Br)
The marketing status values are defined as follows:
ACTIVE:
Product device recommended for new designs.
LIFEBUY:
TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
Addendum-Page 1
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
