• Multiple center power and ground pins for improved
noise immunity
• Easy memory expansion with CE\ and OE\
options
• All inputs and outputs are TTL-compatible
• Single +5V Power Supply +/- 10%
• Data Retention Functionality Testing (Contact Factory)
• Cost Efficient Plastic Packaging
• Extended Testing Over -55ºC to +125ºC for plastics
• Plastic 36 pin PSOJ is fully compatible with the
Ceramic 36 pin SOJ
• 3.3V Future Offering
36-Pin Flat Pack (F)
OPTIONS
• Timing
15ns access
17ns access
20ns access
25ns access
35ns access
45ns access
• Operating Temperature Ranges
Military (-55
o
C to +125
o
C)
Industrial (-40
o
C to +85
o
C)
• Package(s)
Ceramic LCC
Ceramic Flatpack
Plastic SOJ
Ceramic SOJ
• 2V data retention/low power
• Radiation Tolerant (EPI)
MARKING
-15
-17
-20
-25
-35
-45
GENERAL DESCRIPTION
XT
IT
The AS5C512K8 is a high speed SRAM. It offers flexibility in
high-speed memory applications, with chip enable (CE\) and output
enable (OE\) capabilities. These features can place the outputs in
High-Z for additional flexibility in system design.
Writing to these devices is accomplished when write enable (WE\)
and CE\ inputs are both LOW. Reading is accomplished when WE\
remains HIGH and CE\ and OE\ go LOW.
As a option, the device can be supplied offering a reduced power
standby mode, allowing system designers to meet low standby power
requirements. This device operates from a single +5V power supply
and all inputs and outputs are fully TTL-compatible.
The AS5C512K8DJ offers the convenience and reliability of the
AS5C512K8 SRAM and has the cost advantage of a durable plastic.
The AS5C512K8DJ is footprint compatible with 36 pin CSOJ
package of the SMD 5692-95600.
EC
F
DJ
ECJ
No. 210
No. 307
No. 903
No.503
L (Consult Factory)
E
For more products and information
please visit our web site at
www.austinsemiconductor.com
AS5C512K8
Rev. 4.5 7/01
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
SRAM
Austin Semiconductor, Inc.
FUNCTIONAL BLOCK DIAGRAM
VCC
GND
AS5C512K8
DQ8
INPUT BUFFER
ROW DECODER
I/O
CONTROLS
4,194,304-BIT
MEMORY ARRAY
1024 ROWS X
4096 COLUMNS
A0-A18
DQ1
CE\
COLUMN DECODER
OE\
WE\
*POWER
DOWN
*On the low voltage Data Retention option.
PIN FUNCTIONS
A0 - A18
Address Inputs
Write Enable
Chip Enable
Output Enable
Data Inputs/Outputs
Power
Ground
No Connection
TRUTH TABLE
MODE
OE\ CE\ WE\
STANDBY
X
H
X
READ
L
L
H
NOT SELECTED H
L
H
WRITE
X
L
L
X = Don’t Care
WE\
I/O
HIGH-Z
Q
HIGH-Z
D
POWER
STANDBY
ACTIVE
ACTIVE
ACTIVE
CE\
OE\
I/O
0
- I/O
7
V
CC
V
SS
NC
AS5C512K8
Rev. 4.5 7/01
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
2
SRAM
Austin Semiconductor, Inc.
ABSOLUTE MAXIMUM RATINGS*
AS5C512K8
*Stresses greater than those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device. This is
Voltage on Vcc Supply Relative to Vss
Vcc ..............................................................................-.5V to +7.0V a stress rating only and functional operation of the device at
Storage Temperature (Plastic)......................-65°C to +150°C these or any other conditions above those indicated in the
Storage Temperature (Ceramic)...................-55°C to +125°C operation section of this specification is not implied. Exposure
Short Circuit Output Current (per I/O)…........................20mA to absolute maximum rating conditions for extended periods
Voltage on any Pin Relative to Vss.................-.5V to Vcc+1V may affect reliability.
Maximum Junction Temperature**..............................+150°C ** Junction temperature depends upon package type, cycle
Power Dissipation ................................................................1W time, loading, ambient temperature and airflow, and humidity.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(-55
o
C < T
A
< +125
o
C & -40
o
C < T
A
< +85
o
C ; Vcc = 5V +10%)
DESCRIPTION
Power Supply
Current: Operating
CONDITIONS
WE\=CE\<V
IL
; Vcc = MAX
f = MAX = 1/t
RC
Outputs Open
"L" Version Only
CE\ > V
IH
, All other inputs < V
IL
,
Vcc = MAX, f = 0,
Outputs Open
Power Supply
Current: Standby
I
CCSP
I
CCLP
I
SBTSP
225
180
60
30
25
225
180
60
30
25
225
180
60
30
25
225
180
60
30
25
225
180
60
30
25
225
180
60
30
25
mA
mA
mA
mA
mA
3
SYM
-15
-17
-20
MAX
-25
-35
-45
UNITS NOTES
"L" Version Only I
SBTLP
CE\ > Vcc -0.2V; Vcc = MAX
V
IN
<Vss +0.2V or
V
IN
>Vcc -0.2V; f = 0
"L" Version Only I
SBCLP
I
SBCSP
10
10
10
10
10
10
mA
µ
"
µ
"
!
!
#
#
#
# $ %$&'
!
!
( ) *"
( *"
)
)
)
+,
CAPACITANCE
PARAMETER
Input Capacitance
Output Capactiance
CONDITIONS
T
A
= 25 C, f = 1MHz
V
IN
= 0
o
SYMBOL
C
I
Co
MAX
12
14
UNITS
pF
pF
NOTES
4
4
AS5C512K8
Rev. 4.5 7/01
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
3
SRAM
Austin Semiconductor, Inc.
AS5C512K8
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(-55
o
C < T
A
< +125
o
C or -40
o
C to +85
o
C; Vcc = 5V +10%)
!
"
# $%&
)
"%&
# $%&
)
"%&
*
*
*
*
*
*
' ('
' ('
- +
.
- +
/
!
- +
)
/
)
+
)
# $%&
+
"%&
+,
(
(
+,
0 +
(
1
*
*
' ('
AS5C512K8
Rev. 4.5 7/01
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
4
SRAM
Austin Semiconductor, Inc.
AC TEST CONDITIONS
Input pulse levels ...................................................... Vss to 3.0V
Input rise and fall times ......................................................... 3ns
LED 是light emitting diode (发光二极管)的缩写,是一种由半导体技术制成的电光源。LED的核心部分是由P型半导体和N型半导体组成的晶片,在P型半导体和N型半导体之间有一个过渡层,称为P2N结。在正向导通时,半导体中的多数载流子和少数载流子复合,释放出的能量以光子或部分以光子的形式发射出来,大量的光子形成光子流,即发光。P2N结加反向电压时,少数载流子难以注入,故不发...[详细]
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
