电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CXD3204R

产品描述IEEE1394 LSI for D-STB, D-VHS, and DTV
产品类别其他集成电路(IC)    消费电路   
文件大小38KB,共2页
制造商SONY(索尼)
官网地址http://www.sony.co.jp
下载文档 详细参数 全文预览

CXD3204R概述

IEEE1394 LSI for D-STB, D-VHS, and DTV

CXD3204R规格参数

参数名称属性值
是否Rohs认证不符合
零件包装代码QFP
包装说明QFP,
针数176
Reach Compliance Codeunknow
商用集成电路类型CONSUMER CIRCUIT
JESD-30 代码S-PQFP-G176
JESD-609代码e0
功能数量1
端子数量176
最高工作温度75 °C
最低工作温度-20 °C
封装主体材料PLASTIC/EPOXY
封装代码QFP
封装形状SQUARE
封装形式FLATPACK
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
表面贴装YES
温度等级COMMERCIAL EXTENDED
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子位置QUAD
处于峰值回流温度下的最长时间NOT SPECIFIED
Base Number Matches1

文档预览

下载PDF文档
CXD3204R
IEEE1394 LSI for D-STB, D-VHS, and DTV
Description
The CXD3204R is an LSI integrating Link Layer and
Physical Layer conforming to the IEEE1394-1995 serial
bus standard on a single chip.
Link Layer provides MPEG2 t ra nsp or t stre am
dedicated input interface and output interface, IEC958
audio stream I/O interface and output interface for D/A
c o nve r t e r a s a d a t a i n t e r fa c e fo i s o c h r o n o u s
communication. Also, a maximum 512 bytes of
asynchronous communication is possible.
Physical Layer provides two poarts for 1394 cable
i n t e r fa c e , a n d s u p p o r t s t r a n s fe r s p e e d o f
200/100Mbit/s. Also, this layer provides received packet
data regeneration repeat function, arbitration function
and bus initialization logic.
T h i s L S I u t i l i ze s A p p l e C o m p u t e r ’s F i r e W i r e
technology.
176-pin LQFP (Plastic)
Feature Summary
Ì
Conforms to IEEE1394-1995 serial bus standard
Ì
Supports 100Mbps/200Mbps
Ì
Link layer
x
Supports DVB transport streams
x
Supports IEC958 audio stream
x
Built-in PID filter function
x
2-channel isochronous simultaneous
transmission/synchronous transmission and
reception
x
Supports DMA (2-channel) transfer using host
bus
x
Isochronous data inserted from asynchronous
data port
x
Built-in cipher circuit conforming to DTCP format
x
Large capacity FIFO
¥
Isochronous Transmit/Receive FIFO:
960 x 32-bit x 2
¥
Asynchronous Transmit FIFO: 132 x 33-bit
¥
Asynchronous Receive FIFO: 133 x 33-bit
x
CIP header automatic attachment/detection
Ì
Physical layer
x
Live wire detection function when port is
connected to operation node
x
Automatic shutdown function against stopport for
powersaving
x
Bus initialization and arbitration state machine
logic
x
Re-synchronization for reception data for local
clock
x
Link-On packet recognition
x
DS link encode/decode
x
196.603MHz PLL
IM
IN
A
Application
Ì
Ì
Ì
Ì
Ì
x
Cable power reduction is detected with cable
power status
x
Supports configuration manager cable and power
class definition pin.
x
Independent 2-port TpBias
Ì
Digital interface for D-STB, D-VHS and DTV
Absolute Max. Ratings
(T
A
= 25
o
C, V
SS
= 0V)
Supply voltage
Input voltage
Output voltage
Operating temperature
Storage temperature
V
DD
V
I
V
O
T
OPR
T
STG
V
SS
-0.5 ~ +4.6
V
SS
-0.5 ~ V
DD
+0.5
V
SS
-0.5 ~ V
DD
+0.5
-20 ~ +75
-55 ~ +150
V
V
V
o
C
o
C
EL
Recommended Operating Conditions
V
DD
3.0 ~ 3.6
Ì
Supply voltage
Ì
Operating temperature
T
OPR
-20 ~ +75
V
o
C
PR
Revision 0.0 (5/22/99)
R
Y
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 488  462  266  1216  1319  6  3  44  15  7 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved