LV55D Series 3.3 V
LVDS Clock Oscillators
February 2016
• Pletronics’ LV55D Series is a quartz crystal
controlled precision square wave generator with
an LVDS output.
• The package is designed for high density surface
m ount designs.
• Low cost m ass produced oscillator.
• Tape and Reel or cut tape packaging is available.
• 3.2 x 5 m m LCC Ceram ic Package
• Enable/Disable Function on pad 1
• Disable function includes low standby power
m ode
• Low Jitter
Pletronics Inc. certifies this device is in accordance with the
RoHS 6/6 (2011/65/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadm ium , Hexavalent Chrom ium , Lead, Mercury, PBB’s, PBDE’s
W eight of the Device: 0.09 gram s
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e4
Absolute Maximum Ratings:
Parameter
V
CC
Supply Voltage
Vi
Vo
Input Voltage
Output Voltage
Unit
-0.5V to +5.0V
-0.5V to V
CC
+ 0.5V
-0.5V to V
CC
+ 0.5V
Thermal Characteristics
The m axim um die or junction tem perature is 155
o
C
The therm al resistance junction to board is 45 to 65
o
C/W att depending on the solder pads, ground plane
and construction of the PCB.
P roduct inform ation is current as of publication date. T he product conform s
to specifications per the term s of the P letronics standard warranty. Production
processsing does not necessarily include testing of all param eters.
Copyright © 2011, Pletronics Inc.
LV55D Series 3.3 V
LVDS Clock Oscillators
February 2016
Part Number:
LV55
45
D
E
V
-125.0M
-XX
Packaging code or blank
T250
= 250 per Tape and Reel
T500
= 500 per Tape and Reel
T1K
= 1000 per Tape and Reel
Frequency in MHz
Supply Voltage V
CC
V
= 3.3V _ 10%
+
Optional Enhanced OTR
Blank
= Tem p. range -10 to +70
o
C
C
= Tem p. range -20 to +70
o
C
E
= Tem p. range -40 to +85
o
C
Series Model
Frequency Stability
45
= + 50 ppm
_
44
= + 25 ppm
_
20
= + 20 ppm
_
Series Model
Part M arking:
PFFF.FL
C
YMDXX
Marking Legend:
P = Pletronics
FFF.F
= Frequency in MHz
L = LVDS
YMD
= Date of Manufacture (year and week, or year-m onth-day)
All other m arking is internal factory codes
Specifications such as frequency stability, supply voltage and operating tem perature range, etc. are
not identified from the m arking. External packaging labels and packing list will correctly identify the
ordered Pletronics part num ber.
Codes for Date Code YM D
Code
4
Code
A
5
6
7
8
B
C
D
E
F
G
H
J
K
L
M
Year
2014 2015 2016 2017 2018
Month
JAN FEB MAR APR MAY JUN JUL AUG SEP OCT NOV DEC
Code
Day
Code
Day
1
1
H
17
2
2
J
18
3
3
K
19
4
4
L
20
5
5
M
21
6
6
N
22
7
7
P
23
8
8
R
24
9
9
T
25
A
10
U
26
B
11
V
27
C
12
W
28
D
13
X
29
E
14
Y
30
F
15
Z
31
G
16
www.pletronics.com
425-776-1880
2
LV55D Series 3.3 V
LVDS Clock Oscillators
February 2016
Electrical Specification for 3.30V +10% over the specified temperature range and
_
the frequency range of 80 to 325 MHz
Item
Frequency Accuracy “45"
“44"
“20"
Output Waveform
Output High Level
Output Low Level
Differential Output (V
OD
)
Output Offset Voltage (V
OS
)
Differential Output Error (dV
OS
)
Output Symmetry
Output T
RISE
and T
FALL
Jitter
--
0.90
250
1.125
1.125
--
45
-
-
-
-
Vcc Supply Current
-
-
Enable/Disable Internal Pull-up
V disable
V enable
Output leakage
V
OUT
= V
CC
V
OUT
= 0V
Enable
Disable time
Start up time
50
-
2.0
-10
-10
-
-
-
-
Operating Temperature Range
-10
-20
-40
Storage Temperature Range
Standby Current I
CC
-55
-
-
Min
-50
-25
-20
Max
+50
+25
+20
LVDS
1.60
--
450
1.375
1.500
50
55
700
900
0.6
2.8
66
45
-
0.8
-
+10
+10
2
200
5
3
+70
+70
+85
+125
30
1.5
mA
mA
Kohm
Volts
Volts
uA
uA
mS
nS
mS
mS
o
o
o
o
Unit
ppm
Condition
For all supply voltages, load changes, aging for 1
year, shock, vibration and temperatures
Volts
Volts
mVolts
Volts
Volts
mVolts
%
pS
pS
pS RMS
-
-
-
> 80 MHz
< 80 MHz
-
Referenced to 50% of amplitude or crossing point
> 80 MHz
< 80 MHz
Vth is 20% and 80% of waveform
See load circuit
R1 = 50 ohms
Measured from 12KHz to 20MHz from Fnominal
Measured from 10Hz to 1MHz from Fnominal
> 80 MHz
< 80 MHz
Includes current of properly
terminated device
To Vcc (equivalent resistance)
Referenced to Ground
Referenced to Ground
Pad 1 low, device disabled
Time for output to reach a logic state
Time for output to reach a high Z state
> 80 MHz
< 80 MHz
Measured from the time
Vcc = 3.0V
C
C
C
C
Standard Temperature Range
Extended Temperature Range
Extended Temperature Range
“C” Option
“E” Option
uA
mA
> 80 MHz
< 80 MHz
Pad 1 low, device disabled
Specifications with Pad 1 E/D open circuit
www.pletronics.com
425-776-1880
3
LV55D Series 3.3 V
LVDS Clock Oscillators
February 2016
Typical Phase-Noise Response
Load Circuit
Test Waveform
www.pletronics.com
425-776-1880
4
LV55D Series 3.3 V
LVDS Clock Oscillators
February 2016
Reliability
:
Parameter
Environmental Com pliance
Condition
MIL-STD-883 Method 2002, Condition B
MIL-STD-883 Method 2007, Condition A
MIL-STD-883 Method 2003
MIL-STD-883 Method 1011, Condition A
Mechanical Shock
Vibration
Solderability
Thermal Shock
ESD Rating
Model
Human Body Model
Charged Device Model
Minimum Voltage
1500
1000
Conditions
MIL-STD-883 Method 3115
JESD 22-C101
Package Labeling
Label is 1" x 2.6" (25.4mm x 66.7mm)
Font is Courier New
Bar code is 39-Full ASCII
Label is 1" x 2.6" (25.4mm x 66.7mm)
Font is Arial
www.pletronics.com
425-776-1880
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
