D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
SN74LS253
Dual 4−Input Multiplexer
with 3−State Outputs
The LSTTL / MSI SN74LS253 is a Dual 4-Input Multiplexer with
3-state outputs. It can select two bits of data from four sources using
common select inputs. The outputs may be individually switched to a
high impedance state with a HIGH on the respective Output Enable
(E
0
) inputs, allowing the outputs to interface directly with bus oriented
systems. It is fabricated with the Schottky barrier diode process for
high speed and is completely compatible with all ON Semiconductor
TTL families.
http://onsemi.com
•
•
•
•
Schottky Process for High Speed
Multifunction Capability
Non-Inverting 3-State Outputs
Input Clamp Diodes Limit High Speed Termination Effects
LOW
POWER
SCHOTTKY
16
1
GUARANTEED OPERATING RANGES
Symbol
V
CC
T
A
I
OH
I
OL
Parameter
Supply Voltage
Operating Ambient
Temperature Range
Output Current
−
High
Output Current
−
Low
Min
4.75
0
Typ
5.0
25
Max
5.25
70
−2.6
24
Unit
V
°C
mA
mA
16
PLASTIC
N SUFFIX
CASE 648
1
SOIC
D SUFFIX
CASE 751B
16
1
SOEIAJ
M SUFFIX
CASE 966
ORDERING INFORMATION
Device
SN74LS253N
SN74LS253D
SN74LS253DR2
SN74LS253M
SN74LS253MEL
Package
16 Pin DIP
SOIC−16
SOIC−16
SOEIAJ−16
SOEIAJ−16
Shipping
2000 Units/Box
38 Units/Rail
2500/Tape & Reel
See Note 1
See Note 1
1. For ordering information on the EIAJ version of
the SOIC package, please contact your local
ON Semiconductor representative.
©
Semiconductor Components Industries, LLC, 2006
July, 2006
−
Rev. 8
1
Publication Order Number:
SN74LS253/D
SN74LS253
CONNECTION DIAGRAM DIP
(TOP VIEW)
V
CC
16
E
0b
15
S
0
14
I
3b
13
I
2b
12
I
1b
11
I
0b
10
Z
b
9
NOTE:
The Flatpak version has the same
pinouts (Connection Diagram) as
the Dual In-Line Package.
1
E
0a
2
S
1
3
I
3a
4
I
2a
5
I
1a
6
I
0a
7
Z
a
8
GND
LOADING
(Note a)
PIN NAMES
S
0
, S
1
Multiplexer A
E
0a
I
0a
− I
3a
Z
a
Multiplexer B
E
0b
I
0b
− I
3b
Z
b
Common Select Inputs
Output Enable (Active LOW) Input
Multiplexer Inputs
Multiplexer Output
Output Enable (Active LOW) Input
Multiplexer Inputs
Multiplexer Output
HIGH
0.5 U.L.
0.5 U.L.
0.5 U.L.
65 U.L.
0.5 U.L.
0.5 U.L.
65 U.L.
LOW
0.25 U.L.
0.25 U.L.
0.25 U.L.
15 U.L.
0.25 U.L.
0.25 U.L.
15 U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40
mA
HIGH/1.6 mA LOW.
LOGIC SYMBOL
1
6 5 4
3
10 11 12 13 15
14
2
E I I I I
I I I I E
S
0 0a 0a 1a 2a 3a 0b 1b 2b 3b 0b
S
1
Z
a
Z
b
7
V
CC
= PIN 16
GND = PIN 8
9
http://onsemi.com
2
SN74LS253
LOGIC DIAGRAM
E
0b
15
I
3b
13
I
2b
12
I
1b
11
I
0b
10
S
0
14
S
1
2
I
3a
3
I
2a
4
I
1a
5
I
0a
6
E
0a
1
Z
b
V
CC
= PIN 16
GND = PIN 8
9
Z
a
= PIN NUMBERS
7
FUNCTIONAL DESCRIPTION
The LS253 contains two identical 4-Input Multiplexers
with 3-state outputs. They select two bits from four sources
selected by common select inputs (S
0
, S
1
). The 4-input
multiplexers have individual Output Enable (E
0a
, E
0b
)
inputs which when HIGH, forces the outputs to a high
impedance (high Z) state.
The LS253 is the logic implementation of a 2-pole,
4-position switch, where the position of the switch is
determined by the logic levels supplied to the two select
inputs. The logic equations for the outputs are shown below:
Z
a
= E
0a
⋅(I
0a
⋅S
1
⋅S
0
+ I
1a
⋅S
1
⋅S
0
⋅I
2a
⋅S
1
⋅S
0
+ I
3a
⋅
S
1
⋅S
0
)
Z
b
= E
0b
⋅
(I
0b
S
1
S
0
+ I
1b
⋅
S
1
⋅
S
0
I
2b
⋅
S
1
⋅
S
0
+ I
3b
⋅
S
1
⋅
S
0
)
If the outputs of 3-state devices are tied together, all but
one device must be in the high impedance state to avoid high
currents that would exceed the maximum ratings. Designers
should ensure that Output Enable signals to 3-state devices
whose outputs are tied together are designed so that there is
no overlap.
TRUTH TABLE
SELECT
INPUTS
S
0
X
L
L
H
H
L
L
H
H
S
1
X
L
L
L
L
H
H
H
H
I
0
X
L
H
X
X
X
X
X
X
DATA INPUTS
I
1
X
X
X
L
H
X
X
X
X
I
2
X
X
X
X
X
L
H
X
X
I
3
X
X
X
X
X
X
X
L
H
OUTPUT
ENABLE
E
0
H
L
L
L
L
L
L
L
L
OUTPUT
Z
(Z)
L
H
L
H
L
H
L
H
H = HIGH Level
L = LOW Level
X = Irrelevant
(Z) = High Impedance (off)
Address inputs S
0
and S
1
are common to both sections.
http://onsemi.com
3
SN74LS253
DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE
(unless otherwise specified)
Limits
Symbol
V
IH
V
IL
V
IK
V
OH
Parameter
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH Voltage
2.4
−0.65
3.1
0.25
0.35
0.4
0.5
20
−20
20
0.1
−0.4
−30
−130
12
14
Min
2.0
0.8
−1.5
Typ
Max
Unit
V
V
V
V
V
V
μA
μA
μA
mA
mA
mA
mA
mA
Test Conditions
Guaranteed Input HIGH Voltage for
All Inputs
Guaranteed Input LOW Voltage for
All Inputs
V
CC
= MIN, I
IN
=
−
18 mA
V
CC
= MIN, I
OH
= MAX, V
IN
= V
IH
or V
IL
per Truth Table
I
OL
= 12 mA
I
OL
= 24 mA
V
CC
= V
CC
MIN,
V
IN
= V
IL
or V
IH
per Truth Table
V
OL
I
OZH
I
OZL
I
IH
I
IL
I
OS
I
CC
Output LOW Voltage
Output Off Current HIGH
Output Off Current LOW
Input HIGH Current
Input LOW Current
Short Circuit Current (Note 2)
Power Supply Current
V
CC
= MAX, V
OUT
= 2.7 V
V
CC
= MAX, V
OUT
= 0.4 V
V
CC
= MAX, V
IN
= 2.7 V
V
CC
= MAX, V
IN
= 7.0 V
V
CC
= MAX, V
IN
= 0.4 V
V
CC
= MAX
V
CC
= MAX, V
E
= 0 V
V
CC
= MAX, V
E
= 4.5 V
2. Not more than one output should be shorted at a time, nor for more than 1 second.
AC CHARACTERISTICS
(T
A
= 25°C, V
CC
= 5.0 V) See SN74LS251 for Waveforms
Limits
Symbol
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Parameter
Propagation Delay,
Data to Output
Propagation Delay,
Select to Output
Output Enable Time
Output Disable Time
Min
Typ
17
13
30
21
15
15
27
18
Max
25
20
45
32
28
23
41
27
Unit
ns
ns
ns
ns
Figure 1
Figure 1
Figures 4, 5
Figures 3, 5
C
L
= 5.0 pF,
R
L
= 667
Ω
C
L
= 45 pF,
R
L
= 667
Ω
Test Conditions
http://onsemi.com
4
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
