Datasheet> 器件分类 > 半导体> 可编程逻辑器件> LCMXO3L-9400E-6BG400I

LCMXO3L-9400E-6BG400I: 产品描述FPGA - Field Programmable Gate Array MachXO3L; 9400 LUTs; 1.2V; 产品类别半导体可编程逻辑器件; 文件大小2MB，共91页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3L-9400E-6BG400I在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3L-9400E-6BG400I	-	-	点击查看	点击购买

LCMXO3L-9400E-6BG400I概述

FPGA - Field Programmable Gate Array MachXO3L; 9400 LUTs; 1.2V

LCMXO3L-9400E-6BG400I规格参数

参数名称	属性值
Product Attribute	Attribute Value
制造商 Manufacturer	Lattice(莱迪斯)
产品种类 Product Category	FPGA - Field Programmable Gate Array
RoHS	Details
产品 Product	MachXO3L
Number of Logic Elements	9400
Number of Logic Array Blocks - LABs	1175
Number of I/Os	335 I/O
工作电源电压 Operating Supply Voltage	1.2 V
最小工作温度 Minimum Operating Temperature	- 40 C
最大工作温度 Maximum Operating Temperature	+ 100 C
安装风格 Mounting Style	SMD/SMT
封装 / 箱体 Package / Case	BGA-400
数据速率 Data Rate	900 Mb/s
Distributed RAM	73 kbit
Embedded Block RAM - EBR	432 kbit
Maximum Operating Frequency	400 MHz
工厂包装数量 Factory Pack Quantity	90

文档预览

下载PDF文档

全文
预览

MachXO3™ Family

Data Sheet

FPGA-DS-02032-2.1

March 2018

MachXO3™ Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

Features ...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable .........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

Architecture Overview ......................................................................................................................................10

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

Routing ..............................................................................................................................................................15

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs)............................................................................................................17

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

Programmable I/O Cells (PIC) ............................................................................................................................24

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

Input Gearbox ...................................................................................................................................................27

Output Gearbox.................................................................................................................................................29

sysIO Buffer .......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up......................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysIO Buffer Banks ....................................................................................................................................33

Hot Socketing ....................................................................................................................................................34

On-chip Oscillator ..............................................................................................................................................34

Embedded Hardened IP Functions ....................................................................................................................34

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

User Flash Memory (UFM) ................................................................................................................................39

Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Power On Reset ................................................................................................................................................. 40

Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

TraceID .............................................................................................................................................................. 43

Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

Absolute Maximum Rating ................................................................................................................................ 44

Recommended Operating Conditions ............................................................................................................... 44

Power Supply Ramp Rates ................................................................................................................................ 44

Power-On-Reset Voltage Levels ........................................................................................................................ 45

Hot Socketing Specifications ............................................................................................................................. 45

Programming/Erase Specifications ................................................................................................................... 45

ESD Performance .............................................................................................................................................. 46

DC Electrical Characteristics .............................................................................................................................. 46

Static Supply Current – C/E Devices .................................................................................................................. 47

Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

sysIO Recommended Operating Conditions....................................................................................................... 49

sysIO Single-Ended DC Electrical Characteristics ............................................................................................... 50

sysIO Differential Electrical Characteristics ....................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

Typical Building Block Function Performance – C/E Devices

........................................................................... 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

Derating Logic Timing ........................................................................................................................................ 57

Maximum sysIO Buffer Performance ................................................................................................................ 58

MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

sysCLOCK PLL Timing ......................................................................................................................................... 64

NVCM/Flash Download Time ............................................................................................................................ 66

JTAG Port Timing Specifications ........................................................................................................................ 66

sysCONFIG Port Timing Specifications .............................................................................................................. 68

C Port Timing Specifications ........................................................................................................................... 69

SPI Port Timing Specifications ........................................................................................................................... 69

Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges) ..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks IO Banks ...................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................33

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................35

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges ........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List ....................................................................................................................................27

Table 2.10. Output Gearbox Signal List ...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Table 2.16. Timer/Counter Signal Description .................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1,2,3

........................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates

................................................................................................................................ 44

Table 3.4. Power-On Reset Voltage Levels

1,2,3,4,5

................................................................................................................ 45

Table 3.5. Hot Socketing Specifications

1,2,3

......................................................................................................................... 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. Static Supply Current – C/E Devices

1,2,3,6

............................................................................................................ 47

Table 3.8. Programming and Erase Supply Current – C/E Devices

1,2,3,4

.............................................................................. 48

Table 3.9. sysIO Recommended Operating Conditions ...................................................................................................... 49

Table 3.10. sysIO Single-Ended DC Electrical Charateristics

1,2

............................................................................................ 50

Table 3.11. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.12. BLVDS DC Condition

........................................................................................................................................ 53

Table 3.13. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.14. MIPI DC Conditions

......................................................................................................................................... 55

Table 3.15. MIPI D-PHY Output DC Conditions

.................................................................................................................. 56

Table 3.16. MachXO3L/LF External Switching Characteristics – C/E Devices

1,2,3,4,5,6,10

....................................................... 59

Table 3.17. NVCM/Flash Download Time

1,2,3

...................................................................................................................... 66

Table 3.18. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.19. I

C Port Timing Specification

1,2

......................................................................................................................... 69

Table 3.20. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.21. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

推荐资源

采用高频特性的OP放大器的宽带表头驱动放大器

wince rtc开机: 各路高手，请问WINCE通过RTC闹钟来实现定时开机要怎么做呀？原理是什么呀？注意不是通过RTC来唤醒系统哦，是开机！...; 44retretr 嵌入式系统

雕刻机自制PCB电路板: 雕刻机买回来一年多了，平时就是用来做一下外壳和五金件的样品加工，但从来没有用来做过PCB电路板，当时买这个机器的时候，同时也考虑做电路板的，所以在精度方面也考虑到了。尽管在机器的控制 ......; fsyicheng PCB设计

DIRECTSHOW preview时候改变图片显示的大小: 我用DIRECTSHOW 想在 preview时候改变图片显示的大小? 哪位大吓知道?...; dj0930 嵌入式系统

再提供一个小作品：EK-STM3210E大容量仿真学习套件上市啦！: 仿真器-内嵌ST-LINKII仿真器，支持STM32F10x标准系列和扩展总线系列Cortex-M3MCU-USB2.0全速，USB供电-支持评估系统或用户目标系统仿真-下载速度大于5K/秒-通过跳线支持用户目标系统仿真开 ......; crysball stm32/stm8

迈出嵌入式软件开发的第一步: 虽说是嵌入式软件开发，根据担任整个系统的部分不同，需要掌握的知识也大不相同。比如说串口通信和液晶屏幕的控制程序开发，就需要从硬件到软件所含有的嵌入式知识。控制程序的开发者，需要懂得 ......; 空中楼阁机器人开发

LM014LC1S02: LM014LC1S02...; lorant 单片机

通过串口利用printf函数输出数据

　　一。printf函数格式　　printf函数具有强大的输出功能　　%表示格式化字符串输出　　目前printf支持以下格式的输出，例如：　　printf( %c ,a);输出单个字符。　　printf( %d ,a);输出十进制整数。　　printf( %f ,a);输出十进制浮点数. 　　printf( %o ,a);输出八进制数。　　printf( %s ,a);输出字符串。...[详细]
目前电动汽车还存在哪些方面的安全隐患

随着购买新能源车型的消费者越来越多，电动车的安全性也成为了大家的焦点。尤其是在一系列电动车自燃事件之后，安全性这个话题也被推到了风口浪尖。那么电动车在电池方面存在着哪些隐患呢？一、冷却系统，新能源车型尤其是纯电动车型，是依靠电能作为补给。但电能并没有流入的冷却系统，所以在高温的条件下，电动车极容易发生自燃的事故。即便是现在很多新能源车型采用了水冷，但安全隐患依然存在。二、挤压碰撞，电...[详细]
新能源汽车的不稳定因素目前都有哪些

随着汽车的逐渐增多，环境压力也逐渐变得越来越大。也是这个时候，有人说新能源汽车节能环保，和传统用油的汽车有很大不同，这着实吸引了一大批受众。那么新能源到底能不能买呢？这个问题其实是非常困扰消费者的。如果你在北上广一线城市的话，新能源汽车是没有什么大问题的。毕竟现在的大环境下，大城市还是非常主要节能的，而新能源车牌也确实是一个非常有诱惑力的标签。但如果你所在的城市限行，上牌不需要摇号等，还是...[详细]
家电设计——安全至关重要！

　　我们正进入人类能以更低廉价格拥有更多电子产品的新时代。电子产品已经成为我们生活的必需品。举例来说，普通消费者现在都拥有冰箱、洗衣机、咖啡机等。将分离式IC带来的智能特性集成到电器中，能够改进用户体验，提供电子控制、触摸用户界面和高级显示等功能。这些特性非常有用，而安全性也是消费者关注的重点。没有人希望电器构成安全威胁。　　目前许多家用电器都采用微控制器，如果微控制器出现问题，就可能发生...[详细]
苹果首款折叠 iPhone 曝料：配自研 C2 基带芯片

8 月 25 日消息，彭博社的马克・古尔曼昨日（8 月 24 日）发布博文，曝料称苹果将于 2026 年推出其首款折叠手机（下文简称 iPhone Fold），一方面会明显减少屏幕折痕，另一方面将搭载其自研的 C2 基带芯片，并采用无 SIM 卡设计、Touch ID 解锁，测试机有黑、白两色。苹果为尽量减少折痕的视觉影响，决定将屏幕触控感应层由 on-cell 技术改为 in-cell 技术...[详细]
嵌入式大佬给你分析stm32串口

　　stm32作为现在嵌入式物联网单片机行业中经常要用多的技术，相信大家都有所接触，今天这篇就给大家详细的分析下有关于stm32的出口，还不是很清楚的朋友要注意看看了哦，在最后还会为大家分享有些关于stm32的视频资料便于学习参考。　　什么是串口　　UART : Universal Asynchronous Receiver/Transmitter 通用异步收发器　　USART : Uni...[详细]
基于VFW的成像声纳视频压缩存储设计

　　引言　　声纳成像在海洋资源开发和海洋防卫等方面有着重要的意义，具有作用距离远、直观显示观测区域状况和识别目标等特点，被广泛地应用于军事、经济领域。在成像声纳系统的设计过程中，为了实现对目标更为细腻的刻画，系统的角度和距离分辨率指标往往都很高。本文设计的成像声纳的相关技术指标为：量程100m，视角90°×20°，波束数538，波束间距0.17°，量程分辨率：2.5cm，最高帧率：15Hz。在...[详细]
一种BLDC电机驱动的洗衣机控制器设计方案

　　引言　　随着“节能减排”成了国家经济发展“十一五”规划纲要的指标，人们在绿色环保方面的意识也逐渐增加。对已经普及的洗衣机来说，洗衣机的能耗和洗净率指标要求越来越高，所以现阶段洗衣机技术主要强调的是变频节能、低噪声和高洗净。尤其在高端洗衣机功能中，除了突出有触摸按键的人机界面或带除菌技术的健康洗之外，主要就体现在变频控制整机性能的提升。同时，从上世纪70年代电容启动式的单相异步电机控制技术...[详细]
为什么旧风扇要拨一下才转起来

　　炎炎夏日，电风扇是老百姓家里降温祛暑的必备良品，不过，相信多数人都遇到过这种情况，电风扇接通了电源，按下开关，风叶竟然不动?换几档都不行!但只要拨一下风扇叶片，马上就转起来了。这是怎么回事呢? 　　一般家用电风扇都是单相交流220V供电，所用的电机为单相异步电机，这种电机具有结构简单，成本低廉、运行等一系列的有点，所以广泛应用于如电风扇、洗衣机、电冰箱、空调等家电中。那么单相电机的运行...[详细]
工业计算机电脑主板CPU,BGA芯片底部填充胶应用

了解到以下信息。客户产品是：工业计算机电脑主板胶水使用部位：cpu/BGA 填充对胶水颜色要求：黑色或透明用胶目的：cpu/BGA芯片填充加固．换胶原因：新项目开发芯片尺寸：3*2cm 锡球参数：锡球径：0.5MM．球间隙：0.4 施胶工艺：手动刷胶固化方式：加热固化120℃20MIN 对胶要求：固化后不能有气泡。（客户产品在高空低压下。有气泡会影响产品稳定性）...[详细]
影响纯电动汽车爬坡能力的因素是什么

随着近年来新能源汽车逐渐普及，越来越多的人得以接触和购买电动汽车，电动汽车在结构上面是由电机，电控，电池等部件组成车辆的动力系统，对于电动汽车而言很多人在购买的时候除了关注车辆的续航里程等因素以外，同时还会关注车辆的性能，例如它的爬坡性能如何，哪些因素会影响到纯电动汽车的爬坡能力？电动汽车的爬坡能力来说，还是需要从汽车的电机来说起，现在的电动汽车都用的是减速机（非变速箱，也有用两档变速）只...[详细]
Intel首款机架级AI芯片！Jaguar Shores首秀曝光：用上HBM4+18A

8月21日消息，据报道，Intel正在开发的新一代AI芯片Jaguar Shores近日首次得到曝光。据Andreas Schilling分享的照片显示，Jaguar Shores测试平台目前被Intel的热工程团队使用，可能是为了研究合适的冷却方案。该芯片安装在一块开发板上，封装尺寸相当大，据称达到了92.5mm×92.5mm，这表明它是一个面向高性能计算（HPC）的平台。 Jagu...[详细]
Radxa推出搭载全志的A7A SBC

Radxa Cubie A7A 是一款单板计算机 (SBC)，搭载全志 A733 八核 Cortex-A76/A55 SoC，配备 3 TOPS AI加速器和高达16GB LPDDR5内存。在芯片供应商全志承诺改进开源支持后，Radxa 重返全志 SoC 系列，首先推出的是搭载全志 A527/T527 SoC 的 Radxa Cubie A5E SBC。但这仅仅是个开始，我们承诺会推出更强...[详细]
同负载同电压，接交流直流哪个电流大？

使用电子负载就像将其理解为用于消耗电源输出的消耗电阻。最直接的就是CR恒电阻模式。此时设置一个电阻值，电源输出电压和电流将按照一定比例(r=V/I)输出。然后是电子负载的 CC 和 CV 模式，在电源搭配方面通常是相反的。电源采用CV输出，负载采用CC模式消耗，电源采用CC，则电子负载采用CV; CV模式(恒压操作)从电源的角度来看，输出电压是恒定的。在最大功率范围内，电流由负载决定，...[详细]
干货 | LS1028A-C如何输出PWM方波？

最近，我收到了一个使用OK1028A-C输出pwm方波的需求.但是发现OK1028平台没有相关的说明，于是我着手写下了这篇文章。在查阅OK1028A-C原理图和《QorIQ LS1028A Reference Manual》后得知，LS1028默认有8个FlexTimer (FTM) ，每个FTM有8路pwm。默认背光采用的是FTM1产生的pwm，我们使用FTM7做pwm测试。如下图...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多