电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC1450LCN#PBF

产品描述Digital to Analog Converters - DAC 3V 12-Bit Vout Parallel input DAC
产品类别模拟混合信号IC    转换器   
文件大小283KB,共16页
制造商ADI(亚德诺半导体)
官网地址https://www.analog.com
标准
下载文档 详细参数 全文预览

LTC1450LCN#PBF概述

Digital to Analog Converters - DAC 3V 12-Bit Vout Parallel input DAC

LTC1450LCN#PBF规格参数

参数名称属性值
Brand NameAnalog Devices Inc
是否无铅含铅
是否Rohs认证符合
厂商名称ADI(亚德诺半导体)
包装说明DIP,
针数24
制造商包装代码05-08-1510 (N24)
Reach Compliance Codecompliant
ECCN代码EAR99
转换器类型D/A CONVERTER
输入位码BINARY
输入格式PARALLEL, WORD
JESD-30 代码R-PDIP-T24
JESD-609代码e3
最大线性误差 (EL)0.0977%
湿度敏感等级1
位数12
功能数量1
端子数量24
最高工作温度70 °C
最低工作温度
封装主体材料PLASTIC/EPOXY
封装代码DIP
封装形状RECTANGULAR
封装形式IN-LINE
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
座面最大高度3.81 mm
标称安定时间 (tstl)14 µs
标称供电电压3 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子面层MATTE TIN
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度7.62 mm

文档预览

下载PDF文档
FEATURES
s
s
s
s
s
s
LTC1450/LTC1450L
Parallel Input, 12-Bit
Rail-to-Rail Micropower
DACs in SSOP
DESCRIPTION
The LTC
®
1450/LTC1450L are complete single supply, rail-
to-rail voltage output, 12-bit digital-to-analog converters
(DACs) in a 24-pin SSOP or PDIP package. They include an
output buffer amplifier, reference and a double buffered
parallel digital interface.
The LTC1450 operates from a 4.5V to 5.5V supply. The
output can be pin strapped for 4.095V or 2.048V full-scale.
It has a 2.048V internal reference.
The LTC1450L operates from a 2.7V to 5.5V supply. The
output can be pin strapped for 2.5V or 1.22V full-scale. It
has a 1.22V internal reference.
The LTC1450/LTC1450L offer true stand-alone perfor-
mance. In addition, the reference output, high and low
reference inputs and gain setting resistor are brought to
pins for maximum flexibility.
, LTC and LT are registered trademarks of Linear Technology Corporation.
s
s
s
s
s
Guaranteed Monotonic
Buffered True Rail-to-Rail Voltage Output
12-Bit Resolution
3V Operation (LTC1450L) I
CC
: 250µA Typ
5V Operation (LTC1450) I
CC
: 400µA Typ
Parallel 12-Bit or 8 + 4-Bit Double Buffered
Digital Input
Internal Reference
Output Buffer Configurable to Gain of 1 or 2
Configurable as a Multiplying DAC
Internal Power-On Reset
Maximum DNL Error: 0.5LSB
APPLICATIONS
s
s
s
s
s
s
Digital Calibration
Industrial Process Control
Automatic Test Equipment
Arbitrary Function Generators
Battery-Powered Data Conversion Products
Feedback Control Loops and Gain Control
TYPICAL APPLICATION
LTC1450: 5V
LTC1450L: 3V TO 5V
REFOUT
UPPER
4-BIT
INPUT
LATCH
REFERENCE
LTC1450: 2.048V
LTC1450L: 1.22V
12-BIT
DAC
LATCH
REFHI
V
CC
D11 (MSB)
D8
D7
DATA IN FROM
MICROPROCESSOR
DATA BUS
12-BIT
DAC
+
V
OUT
DNL ERROR (LSB)
LOWER
8-BIT
INPUT
LATCH
D0 (LSB)
CSMSB
FROM
MICROPROCESSOR
DECODE LOGIC
WR
CSLSB
LDAC
FROM
SYSTEM RESET
CLR
LTC1450:
0V TO 4.095V
LTC1450L:
0V TO 2.5V
POWER-ON
RESET
GND
REFLO
X1/X2
LTC1450
LTC1450L
1450/50L TA01
U
U
U
Differential Nonlinearity
vs Input Code
0.5
0.0
–0.5
0
512 1024 1536 2048 2560 3072 3584 4095
CODE
1450/50L TA02
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 688  296  2820  686  755  4  54  43  14  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved