电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LCX241CW

产品描述Bus Driver, LVC/LCX/Z Series, 2-Func, 4-Bit, True Output, CMOS,
产品类别逻辑   
文件大小101KB,共9页
制造商Fairchild
官网地址http://www.fairchildsemi.com/
下载文档 详细参数 全文预览

74LCX241CW概述

Bus Driver, LVC/LCX/Z Series, 2-Func, 4-Bit, True Output, CMOS,

74LCX241CW规格参数

参数名称属性值
厂商名称Fairchild
包装说明DIE,
Reach Compliance Codeunknown
系列LVC/LCX/Z
JESD-30 代码X-XUUC-N20
逻辑集成电路类型BUS DRIVER
位数4
功能数量2
端口数量2
端子数量20
最高工作温度85 °C
最低工作温度-40 °C
输出特性3-STATE
输出极性TRUE
封装主体材料UNSPECIFIED
封装代码DIE
封装形状UNSPECIFIED
封装形式UNCASED CHIP
传播延迟(tpd)7.8 ns
认证状态Not Qualified
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)2 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子形式NO LEAD
端子位置UPPER
Base Number Matches1

文档预览

下载PDF文档
74LCX241 Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
August 1998
Revised April 1999
74LCX241
Low Voltage Octal Buffer/Line Driver with
5V Tolerant Inputs and Outputs
General Description
The LCX241 is an octal buffer and line driver designed to
be employed as a memory address driver, clock driver and
bus oriented transmitter or receiver. The device is designed
for low voltage (2.5V or 3.3V) V
CC
applications with capa-
bility of interfacing to a 5V signal environment.
The LCX241 is fabricated with an advanced CMOS tech-
nology to achieve high speed operation while maintaining
CMOS low power dissipation.
Features
s
5V tolerant inputs and outputs
s
2.3V – 3.6V V
CC
specifications provided
s
6.5 ns t
PD
max (V
CC
=
3.3V), 10
µA
I
CC
max
s
Power-down high impedance inputs and outputs
s
Supports live insertion/withdrawal (Note 1)
s
Implements patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human Body Model
>
2000V
Machine Model
>
200V
Note 1:
To ensure the high-impedance state during power up or down, OE
should be tied to V
CC
and OE should be tied to GND through a resistor: the
minimum value or the resistor is determined by the current-sourcing capa-
bility of the driver.
Ordering Code:
Order Number
74LCX241WM
74LCX241MSA
74LCX241SJ
74LCX241MTC
Package Number
M20B
M20D
MSA20
MTC20
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide
20-Lead Small Outline Package (SOP), EIAJ Type II, 5.3mm Wide
20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm WIde
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
OE
1
, OE
2
I
0
–I
7
O
0
–O
7
Description
3-STATE Output Enable Inputs
Inputs
Outputs
© 1999 Fairchild Semiconductor Corporation
DS012639.prf
www.fairchildsemi.com

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1235  2473  536  2233  2276  25  50  11  45  46 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved