Digital Output Ground Voltage (OGND) ........ –0.3V to 1V
Analog Input Voltage (Note 3) .......–0.3V to (V
DD
+ 0.3V)
Digital Input Voltage......................–0.3V to (V
DD
+ 0.3V)
Digital Output Voltage ................ –0.3V to (OV
DD
+ 0.3V)
OV
DD
= V
DD
(Notes 1, 2)
Power Dissipation .............................................1500mW
Operating Temperature Range
LTC2240C-12 ........................................... 0°C to 70°C
LTC2240I-12 ........................................–40°C to 85°C
Storage Temperature Range................... –65°C to 150°C
PIN CONFIGURATION
TOP VIEW
64 GND
63 V
DD
62 V
DD
61 GND
60 V
CM
59 SENSE
58 MODE
57 LVDS
56 OF
+
/OFA
55 OF
–
/DA11
54 D11
+
/DA10
53 D11
–
/DA9
52 D10
+
/DA8
51 D10
–
/DA7
50 OGND
49 OV
DD
A
IN+
1
A
IN+
2
A
IN–
3
A
IN–
4
REFHA 5
REFHA 6
REFLB 7
REFLB 8
REFHB 9
REFHB 10
REFLA 11
REFLA 12
V
DD
13
V
DD
14
V
DD
15
GND 16
65
48 D9
+
/DA6
47 D9
–
/DA5
46 D8
+
/DA4
45 D8
–
/DA3
44 D7
+
/DA2
43 D7
–
/DA1
42 OV
DD
41 OGND
40 D6
+
/DA0
39 D6
–
/CLKOUTA
38 D5
+
/CLKOUTB
37 D5
–
/OFB
36 CLKOUT
+
/DB11
35 CLKOUT
–
/DB10
34 OV
DD
33 OGND
UP PACKAGE
64-LEAD (9mm
×
9mm) PLASTIC QFN
EXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB
T
JMAX
= 150°C,
θ
JA
= 20°C/W
ORDER INFORMATION
LEAD FREE FINISH
LTC2240CUP-12#PBF
LTC2240IUP-12#PBF
LEAD BASED FINISH
LTC2240CUP-12
LTC2240IUP-12
TAPE AND REEL
LTC2240CUP-12#TRPBF
LTC2240IUP-12#TRPBF
TAPE AND REEL
LTC2240CUP-12#TR
LTC2240IUP-12#TR
PART MARKING*
LTC2240UP-12
LTC2240UP-12
PART MARKING*
LTC2240UP-12
LTC2240UP-12
PACKAGE DESCRIPTION
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
PACKAGE DESCRIPTION
64-Lead (9mm
×
9mm) Plastic QFN
64-Lead (9mm
×
9mm) Plastic QFN
TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
TEMPERATURE RANGE
0°C to 70°C
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *Temperature grades are identified by a label on the shipping container.
For more information on lead free part marking, go to:
http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to:
http://www.linear.com/tapeandreel/
224012fd
2
ENC
+
17
ENC
–
18
SHDN 19
OE
20
DO
–
/DB0 21
DO
+
/DB1 22
D1
–
/DB2 23
D1
+
/DB3 24
OGND 25
OV
DD
26
D2
–
/DB4 27
D2
+
/DB5 28
D3
–
/DB6 29
D3
+
/DB7 30
D4
–
/DB8 31
D4
+
/DB9 32
LTC2240-12
CONVERTER CHARACTERISTICS
PARAMETER
Resolution (No Missing Codes)
Integral Linearity Error
Differential Linearity Error
Offset Error
Gain Error
Offset Drift
Full-Scale Drift
Transition Noise
Internal Reference
External Reference
SENSE = 1V
Differential Analog Input (Note 5)
Differential Analog Input
(Note 6)
External Reference
The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
CONDITIONS
l
l
l
l
l
MIN
12
–2.1
–1
–15
–3.5
TYP
±0.6
±0.4
±5
±0.7
±10
±60
±45
0.74
MAX
2.1
1
15
3.5
UNITS
Bits
LSB
LSB
mV
%FS
μV/C
ppm/C
ppm/C
LSB
RMS
ANALOG INPUT
The
l
denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at T
A
= 25°C. (Note 4)
SYMBOL
V
IN
V
IN, CM
I
IN
I
SENSE
I
MODE
I
LVDS
t
AP
t
JITTER
PARAMETER
Analog Input Range (A
IN+
– A
IN–
)
Analog Input Common Mode (A
IN+
+ A
IN–
)/2
Analog Input Leakage Current
SENSE Input Leakage
MODE Pin Pull-Down Current to GND
LVDS Pin Pull-Down Current to GND
Sample and Hold Acquisition Delay Time
Sample and Hold Acquisition Delay Time Jitter
Full Power Bandwidth
Figure 8 Test Circuit
CONDITIONS
2.375V < V
DD
< 2.625V (Note 7)
Differential Input (Note 7)
0 < A
IN+
, A
IN–
< V
DD
0V < SENSE < 1V
l
l
l
l
MIN
1.2
–1
–1
TYP
±0.5 to ±1
1.25
MAX
1.3
1
1
UNITS
V
V
μA
μA
μA
μA
ns
fs
RMS
MHz
7
7
0.4
95
1200
DYNAMIC ACCURACY
SYMBOL
SNR
PARAMETER
The
l
denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at T
A
= 25°C. A
IN
= –1dBFS. (Note 4)
CONDITIONS
10MHz Input
70MHz Input
140MHz Input
240MHz Input
l
MIN
64.2
TYP
65.6
65.5
65.4
65.2
80
MAX
UNITS
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dBc
224012fd
Signal-to-Noise Ratio (Note 10)
SFDR
Spurious Free Dynamic Range
2nd or 3rd Harmonic
(Note 11)
10MHz Input
70MHz Input
140MHz Input
240MHz Input
l
65
75
74
72
87
Spurious Free Dynamic Range
4th Harmonic or Higher
(Note 11)
10MHz Input
70MHz Input
140MHz Input
240MHz Input
l
76
87
87
87
65.5
S/(N+D)
Signal-to-Noise Plus
Distortion Ratio
(Note 12)
10MHz Input
70MHz Input
140MHz Input
240MHz Input
l
62.7
65.3
65.2
64.2
81
IMD
Intermodulation Distortion
f
IN1
= 135MHz, f
IN2
= 140MHz
3
LTC2240-12
INTERNAL REFERENCE CHARACTERISTICS
(Note 4)
PARAMETER
V
CM
Output Voltage
V
CM
Output Tempco
V
CM
Line Regulation
V
CM
Output Resistance
2.375V < V
DD
< 2.625V
–1mA < I
OUT
< 1mA
CONDITIONS
I
OUT
= 0
MIN
1.225
TYP
1.25
±35
3
2
MAX
1.275
UNITS
V
ppm/°C
mV/V
Ω
DIGITAL INPUTS AND DIGITAL OUTPUTS
SYMBOL
V
ID
V
ICM
R
IN
C
IN
V
IH
V
IL
I
IN
C
IN
OV
DD
= 2.5V
C
OZ
I
SOURCE
I
SINK
V
OH
V
OL
OV
DD
= 1.8V
V
OH
V
OL
High Level Output Voltage
Low Level Output Voltage
I
O
= –500μA
I
O
= 500μA
Hi-Z Output Capacitance
Output Source Current
Output Sink Current
High Level Output Voltage
Low Level Output Voltage
OE
= High (Note 7)
V
OUT
= 0V
V
OUT
= 2.5V
I
O
= –10μA
I
O
= –500μA
PARAMETER
Differential Input Voltage
Common Mode Input Voltage
Input Resistance
Input Capacitance
High Level Input Voltage
Low Level Input Voltage
Input Current
Input Capacitance
(Note 7)
V
DD
= 2.5V
V
DD
= 2.5V
V
IN
= 0V to V
DD
(Note 7)
CONDITIONS
(Note 7)
Internally Set
Externally Set (Note 7)
ENCODE INPUTS (ENC
+
, ENC
–
)
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
MIN
l
l
TYP
MAX
UNITS
V
0.2
1.2
1.5
1.5
4.8
2
2.0
V
V
kΩ
pF
V
LOGIC INPUTS (OE, SHDN)
l
l
l
1.7
0.7
–10
3
10
V
μA
pF
LOGIC OUTPUTS (CMOS MODE)
3
37
23
2.495
2.45
0.005
0.07
1.75
0.07
pF
mA
mA
V
V
V
V
V
V
224012fd
4
LTC2240-12
DIGITAL INPUTS AND DIGITAL OUTPUTS
SYMBOL
V
OD
V
OS
PARAMETER
Differential Output Voltage
Output Common Mode Voltage
CONDITIONS
100Ω Differential Load
100Ω Differential Load
l
l
The
l
denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at T
A
= 25°C. (Note 4)
MIN
247
1.125
TYP
350
1.250
MAX
454
1.375
UNITS
mV
V
LOGIC OUTPUTS (LVDS MODE)
POWER REQUIREMENTS
SYMBOL
V
DD
P
SLEEP
P
NAP
LVDS OUTPUT MOD
OV
DD
I
VDD
I
OVDD
P
DISS
OV
DD
I
VDD
P
DISS
Output Supply Voltage
Analog Supply Current
Output Supply Current
Power Dissipation
Output Supply Voltage
Analog Supply Current
Power Dissipation
PARAMETER
Analog Supply Voltage
Sleep Mode Power
Nap Mode Power
The
l
denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at T
A
= 25°C. (Note 9)
CONDITIONS
(Note 8)
SHDN = High,
OE
= High, No CLK
SHDN = High,
OE
= Low, No CLK
(Note 8)
l
l
l
l
l
l
l
MIN
2.375
TYP
2.5
1
28
MAX
2.625
UNITS
V
mW
mW
2.375
2.5
170
58
570
2.625
185
70
638
2.625
185
V
mA
mA
mW
V
mA
mW
CMOS OUTPUT MODE
(Note 8)
(Note 7)
0.5
2.5
170
445
TIMING CHARACTERISTICS
SYMBOL
f
S
t
L
t
H
t
AP
t
OE
LVDS OUTPUT MODE
t
D
t
C
ENC to DATA Delay
ENC to CLKOUT Delay
DATA to CLKOUT Skew
Rise Time
Fall Time
Pipeline Latency
CMOS OUTPUT MODE
t
D
t
C
ENC to DATA Delay
ENC to CLKOUT Delay
PARAMETER
Sampling Frequency
ENC Low Time (Note 7)
ENC High Time (Note 7)
Sample-and-Hold Aperture Delay
Output Enable Delay
The
l
denotes the specifications which apply over the full operating temperature
在全球半导体产业因景气不佳而纷传并购、整合之际，两大IT巨头三星、IBM日前却双双宣布，将强化半导体产业投资。 三星电子本周一宣布，已向韩国证券交易所提交一份申请文件，打算2008年投下10.5亿美元，用于升级内存芯片生产线、改进技术工艺，从而提高产能并降低成本。无独有偶。本周二IBM公司宣布，未来3年将投资10亿美元，用于扩充位于纽约州 East Fishkill 的半导体工厂，以消...[详细]
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
