CAT34WC02
2-kb I
2
C Serial EEPROM, Serial Presence Detect
FEATURES
s
400 kHz (5 V) and 100 kHz (1.7 V) I
2
C bus
s
1,000,000 program/erase cycles
s
100 year data retention
s
8-pin TSSOP package
compatible
s
1.7 to 5.5 volt operation
s
Low power CMOS technology
s
16-byte page write buffer
s
Industrial temperature range
s
Self-timed write cycle with auto-clear
s
Software write protection for lower 128 bytes
- “Green” package option available
s
256 x 8 memory organization
s
Hardware write protect
DESCRIPTION
The CAT34WC02 is a 2-kb Serial CMOS EEPROM
internally organized as 256 words of 8 bits each. Catalyst’s
advanced CMOS technology substantially reduces
device power requirements. The CAT34WC02 features
PIN CONFIGURATION
TSSOP Package (U, Y, GY)
A0
A1
A2
VSS
1
2
3
4
8
7
6
5
VCC
PIN FUNCTIONS
Pin Name
A0, A1, A2
SDA
SCL
WP
V
CC
V
SS
i
D
Device Address Inputs
Serial Data/Address
Serial Clock
Write Protect
1.7 V to 5.5 V Power Supply
Ground
DATA IN STORAGE
c
s
Function
n
o
WP
SCL
SDA
i
t
u
n
VCC
VSS
SDA
WP
a 16-byte page write buffer. The device operates via the
I
2
C bus serial interface and is available in an 8-pin
TSSOP package.
BLOCK DIAGRAM
EXTERNAL LOAD
d
e
START/STOP
LOGIC
CONTROL
LOGIC
a
P
t
r
DOUT
ACK
SENSE AMPS
SHIFT REGISTERS
WORD ADDRESS
BUFFERS
COLUMN
DECODERS
XDEC
E
2
PROM
HIGH VOLTAGE/
TIMING CONTROL
SCL
A0
A1
A2
STATE COUNTERS
SLAVE
ADDRESS
COMPARATORS
24CXX F03
* Catalyst Semiconductor is licensed by Philips Corporation to carry the I
2
C Bus Protocol.
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Doc. No. 1003, Rev. O
1
CAT34WC02
ABSOLUTE MAXIMUM RATINGS*
Temperature Under Bias
–55°C to +125°C
Storage Temperature ....................... –65°C to +150°C
Voltage on Any Pin with
Respect to Ground
(1)
............ –2.0 V to V
CC
+ 2.0 V
V
CC
with Respect to Ground ............. –2.0 V to +7.0 V
Package Power Dissipation
Capability (Ta = 25°C) .................................. 1.0 W
Lead Soldering Temperature (10 seconds) ...... 300°C
Output Short Circuit Current
(2)
....................... 100 mA
RELIABILITY CHARACTERISTICS
Symbol
N
END(3)
T
DR
(3)
*COMMENT
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
These are stress ratings only, and functional operation of
the device at these or any other conditions outside of those
listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for
extended periods may affect device performance and
reliability.
Parameter
Endurance
Data Retention
ESD Susceptibility
Latch-up
Min.
1,000,000
100
2000
100
Max.
V
ZAP(3)(6)
I
LTH(3)(4)
D.C. OPERATING CHARACTERISTICS
V
CC
= + 1.7 V to + 5.5 V, unless otherwise specified.
Symbol
I
CC
I
CC
I
SB(5)
I
LI
I
LO
V
IL
V
IH
V
OL1
V
OL2
Parameter
Power Supply Current (Read)
Power Supply Current (Write)
Test Conditions
f
SCL
= 100 kHz
f
SCL
= 100 kHz
Standby Current (V
CC
= 5.0 V)
Input Leakage Current
Output Leakage Current
Input Low Voltage
CAPACITANCE
T
A
= 25°C, f = 1.0 MHz, V
CC
= 5.0 V
Symbol
C
I/O(3)
C
IN(3)
Test
Conditions
V
I/O
= 0 V
V
IN
= 0 V
Min
Typ
Max
8
6
Units
pF
pF
Input/Output Capacitance (SDA)
i
D
Input High Voltage
Output Low Voltage (V
CC
= 3.0 V)
Output Low Voltage (V
CC
= 1.7 V)
c
s
n
o
V
IN
= GND or V
CC
V
IN
= GND to V
CC
V
OUT
= GND to V
CC
–1
V
CC
x 0.7
I
OL
= 3 mA
I
OL
= 1.5 mA
0.4
0.5
i
t
u
n
d
e
Min
a
P
Units
Cycles/Byte
Years
Volts
mA
Max
1
3
1
1
1
V
CC
x 0.3
V
CC
+ 1.0
t
r
Units
mA
mA
µA
µA
µA
V
V
V
V
Typ
Input Capacitance (A0, A1, A2, SCL)
Note:
(1) The minimum DC input voltage is - 0.5 V. During transitions, inputs may undershoot to - 2.0 V for periods of less than 20 ns. Maximum DC
voltage on output pins is V
CC
+ 0.5 V, which may overshoot to V
CC
+ 2.0 V for periods of less than 20 ns.
(2) Output shorted for no more than one second. No more than one output shorted at a time.
(3) This parameter is tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and
JEDEC test methods.
(4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from –1 V to V
CC
+ 1 V.
(5) Maximum standby current (I
SB
) = 10µA for the Automotive and Extended Automotive temperature range.
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Doc. No. 1003, Rev. O
2
CAT34WC02
A.C. CHARACTERISTICS
V
CC
= 1.7 V to 5.5 V, unless otherwise specified.
Read & Write Cycle Limits
Die Revision A, C, E
1.7V-5.5V
Symbol
F
SCL
T
I
(1)
4.5V-5.5V
Min.
Max.
400
Parameter
Clock Frequency
Noise Suppression Time Constant at
SCL, SDA Inputs
SCL Low to SDA Data Out and ACK Out
Time the Bus Must be Free Before a
New Transmission Can Start
Start Condition Hold Time
Clock Low Period
Clock High Period
Start Condition Setup Time
(for a Repeated Start Condition)
Data In Hold Time
Data In Setup Time
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Condition Setup Time
Data Out Hold Time
Min.
Max.
100
200
3.5
t
AA
t
BUF(1)
t
HD:STA
t
LOW
t
HIGH
t
SU:STA
t
HD:DAT
t
SU:DAT
t
R(1)
t
F
(1)
4.7
4
4.7
4
1.2
t
SU:STO
t
DH
Power-Up Timing
(1)(2)
Symbol
t
PUR
t
PUW
Write Cycle Limits
Symbol
t
WR
i
D
Power-up to Read Operation
Power-up to Write Operation
c
s
Parameter
n
o
i
t
u
n
0
50
4
100
4.7
d
e
1
300
0.6
1.2
0.6
0.6
0
a
P
1
0.3
300
200
t
r
Units
kH z
ns
µs
µs
µs
µs
µs
µs
ns
ns
µs
ns
µs
ns
50
0.6
100
Min
Typ
Max
1
1
Units
ms
ms
Parameter
Write Cycle Time
Min
Typ
4
Max
10
Units
ms
The write cycle time is the time from a valid stop
condition of a write sequence to the end of the internal
program/erase cycle. During the write cycle, the bus
interface circuits are disabled, SDA is allowed to remain
high, and the device does not respond to its slave
address.
Note:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) t
PUR
and t
PUW
are the delays required from the time V
CC
is stable until the specified operation can be initiated.
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
3
Doc No. 1003, Rev. O
CAT34WC02
FUNCTIONAL DESCRIPTION
The CAT34WC02 supports the I
2
C Bus data transmis-
sion protocol. This Inter-Integrated Circuit Bus protocol
defines any device that sends data to the bus to be a
transmitter and any device receiving data to be a re-
ceiver. Data transfer is controlled by the Master device
which generates the serial clock and all START and
STOP conditions for bus access. The CAT34WC02
operates as a Slave device. Both the Master and Slave
devices can operate as either transmitter or receiver, but
the Master device controls which mode is activated. A
maximum of 8 devices may be connected to the bus as
determined by the device address inputs A0, A1, and A2.
all data transfers into or out of the device. This is an input
pin.
SDA:
Serial Data/Address
The CAT34WC02 bidirectional serial data/address pin
is used to transfer data into and out of the device. The
SDA pin is an open drain output and can be wire-ORed
with other open drain or open collector outputs.
A0, A1, A2:
Device Address Inputs
These inputs set device address when cascading mul-
tiple devices. A maximum of eight devices can be
cascaded when using the device.
WP:
Write Protect
PIN DESCRIPTIONS
SCL:
Serial Clock
The CAT34WC02 serial clock input pin is used to clock
Figure 1. Bus Timing
tF
tLOW
SCL
tSU:STA
tHD:STA
tHD:DAT
tHIGH
This input, when tied to GND, allows write operations to
the entire memory. For CAT34WC02 when this pin is
tied to V
CC
, the entire array of memory is write protected.
When left floating, memory is unprotected.
tR
tLOW
SDA IN
SDA OUT
Figure 2. Write Cycle Timing
SCL
SDA
Figure 3. Start/Stop Timing
i
D
c
s
8TH BIT
BYTE n
n
o
ACK
tAA
i
t
u
n
tDH
tSU:DAT
d
e
a
P
t
r
tSU:STO
tBUF
5020 FHD F03
tWR
STOP
CONDITION
START
CONDITION
ADDRESS
5020 FHD F04
SDA
SCL
START BIT
Doc. No. 1003, Rev. O
STOP BIT
5020 FHD F05
4
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
CAT34WC02
I
2
C BUS PROTOCOL
The following defines the features of the I
2
C bus proto-
col:
(1) Data transfer may be initiated only when the bus is
not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any changes
in the data line while the clock line is high will be
interpreted as a START or STOP condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT34WC02 monitor the
SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
and define which device the Master is accessing. Up to
eight CAT34WC02 may be individually addressed by
the system. The last bit of the slave address specifies
whether a Read or Write operation is to be performed.
When this bit is set to 1, a Read operation is selected,
and when set to 0, a Write operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT34WC02 monitors the bus and
responds with an acknowledge (on the SDA line) when
its address matches the transmitted slave address. The
CAT34WC02 then performs a Read or a Write operation
depending on the state of the R/W bit.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The Acknowledg-
ing device pulls down the SDA line during the ninth clock
cycle, signaling that it received the 8 bits of data.
The CAT34WC02 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation,
it responds with an acknowledge after receiving each
byte.
When the CAT34WC02 begins a READ mode, it trans-
mits 8 bits of data, releases the SDA line, and monitors
the line for an acknowledge. Once it receives this ac-
knowledge, the CAT34WC02 will continue to transmit
data. If no acknowledge is sent by the Master, the device
terminates data transmission and waits for a STOP
condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master then sends the address of the
particular slave device it is requesting. The four most
significant bits of the 8-bit slave address are fixed
(except when accessing the Write Protect Register) as
1010 for the CAT34WC02 (see Fig. 5). The next three
significant bits (A2, A1, A0) are the device address bits
Figure 4. Acknowledge Timing
i
D
DATA OUTPUT
FROM TRANSMITTER
c
s
1
0
SCL FROM
MASTER
n
o
START
i
t
1
u
n
d
e
8
a
P
9
t
r
DATA OUTPUT
FROM RECEIVER
ACKNOWLEDGE
5020 FHD F06
Figure 5. Slave Address Bits
0
1
0
A2
A1
A0
R/W
Normal Read and Write
DEVICE ADDRESS
1
1
0
A2
A1
A0
R/W
Programming the Write
Protect Register
34WC02 F07
© 2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
5
Doc No. 1003, Rev. O
电子竞赛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
