Freescale Semiconductor
Data Sheet: Technical Data
Document Number: IMX53IEC
Rev. 7, 05/2015
MCIMX53xC
i.MX53 Applications
Processors for Industrial
Products
Silicon Version 2.1
Package Information
Plastic Package
Case TEPBGA-2 19 x 19 mm, 0.8 mm pitch
Ordering Information
See
Table 1 on page 2
1
Introduction
1.
The i.MX53 processor features ARM Cortex™-A8
core, which operates at clock speeds as high as
800 MHz. It provides DDR2/LVDDR2-800,
LPDDR2-800, or DDR3-800 DRAM memories.
The flexibility of the i.MX53 architecture allows for its
use in a wide variety of applications. As the heart of the
application chipset, the i.MX53 processor provides all
the interfaces for connecting peripherals, such as
WLAN, Bluetooth™, GPS, hard drive, camera sensors,
and dual displays.
Features of the i.MX53 processor include the following:
• Applications processor—The i.MX53xD
processors boost the capabilities of high-tier
portable applications by satisfying the ever
increasing MIPS needs of operating systems and
games. Freescale’s Dynamic Voltage and
Frequency Scaling (DVFS) provides significant
power reduction, allowing the device to run at
lower voltage and frequency with sufficient
MIPS for tasks such as audio decode.
2.
3.
4.
5.
6.
7.
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1. Functional Part Differences and Ordering
Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.2. Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Architectural Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.1. Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Modules List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1. Special Signal Considerations . . . . . . . . . . . . . . . 16
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 16
4.1. Chip-Level Conditions . . . . . . . . . . . . . . . . . . . . . 16
4.2. Power Supply Requirements and Restrictions . . . 23
4.3. I/O DC Parameters . . . . . . . . . . . . . . . . . . . . . . . . 26
4.4. Output Buffer Impedance Characteristics . . . . . . 32
4.5. I/O AC Parameters . . . . . . . . . . . . . . . . . . . . . . . . 36
4.6. System Modules Timing . . . . . . . . . . . . . . . . . . . . 43
4.7. External Peripheral Interfaces Parameters . . . . . 65
4.8. XTAL Electrical Specifications . . . . . . . . . . . . . . 141
Boot Mode Configuration . . . . . . . . . . . . . . . . . . . . . . . 142
5.1. Boot Mode Configuration Pins . . . . . . . . . . . . . . 142
5.2. Boot Devices Interfaces Allocation . . . . . . . . . . . 143
5.3. Power Setup During Boot . . . . . . . . . . . . . . . . . . 144
Package Information and Contact Assignments . . . . . 145
6.1. 19x19 mm Package Information . . . . . . . . . . . . . 145
Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170
© 2011-2015 Freescale Semiconductor, Inc. All rights reserved.
Introduction
•
•
•
•
•
•
Multilevel memory system—The multilevel memory system of the i.MX53 is based on the L1
instruction and data caches, L2 cache, internal and external memory. The i.MX53 supports many
types of external memory devices, including DDR2, low voltage DDR2, LPDDR2, DDR3, NOR
Flash, PSRAM, cellular RAM, NAND Flash (MLC and SLC), OneNAND™, and managed NAND
including eMMC up to rev 4.4.
Smart speed technology—The i.MX53 device has power management throughout the IC that
enables the rich suite of multimedia features and peripherals to consume minimum power in both
active and various low power modes. Smart speed technology enables the designer to deliver a
feature-rich product requiring levels of power far lower than industry expectations.
Multimedia powerhouse—The multimedia performance of the i.MX53 processor ARM core is
boosted by a multilevel cache system, Neon (including advanced SIMD, 32-bit single-precision
floating point support) and vector floating point coprocessors. The system is further enhanced by
a multi-standard hardware video codec, autonomous image processing unit (IPU), and a
programmable smart DMA (SDMA) controller.
Powerful graphics acceleration— The i.MX53 processors provide two independent, integrated
graphics processing units: an OpenGL
®
ES 2.0 3D graphics accelerator (33 Mtri/s, 200 Mpix/s,
and 800 Mpix/s z-plane performance) and an OpenVG™ 1.1 2D graphics accelerator
(200 Mpix/s).
Interface flexibility—The i.MX53 processor supports connection to a variety of interfaces,
including LCD controller for two displays and CMOS sensor interface, high-speed USB on-the-go
with PHY, plus three high-speed USB hosts, multiple expansion card ports (high-speed
MMC/SDIO host and others), 10/100 Ethernet controller, and a variety of other popular interfaces
(PATA, UART, I
2
C, and I
2
S serial audio, among others).
Advanced security—The i.MX53 processors deliver hardware-enabled security features that
enable secure e-commerce, digital rights management (DRM), information encryption, secure
boot, and secure software downloads. For detailed information about the i.MX53 security features
contact a Freescale representative.
The i.MX53 application processor is a follow-on to the i.MX51, with improved performance, power
efficiency, and multimedia capabilities.
1.1
Functional Part Differences and Ordering Information
shows the functional differences between the different parts in the i.MX53 family.
Table 1
provides ordering information.
Table 1. Ordering Information
Part Number
MCIMX537CVV8C
1
Mask Set
3N78C
CPU Frequency
800 MHz
Notes
—
Package
1
19 x 19 mm, 0.8 mm pitch BGA
Case TEPBGA-2
Case TEPBGA-2 is RoHS compliant, lead-free MSL (moisture sensitivity level) 3.
i.MX53 Applications Processors for Industrial Products, Rev. 7
2
Freescale Semiconductor
Introduction
1.2
Features
The i.MX53 multimedia applications processor (AP) is based on the ARM Platform, which has the
following features:
• MMU, L1 instruction and L1 data cache
• Unified L2 cache
• Maximum frequency of the core (including Neon, VFPv3 and L1 cache): 800 MHz
• Neon coprocessor (SIMD media processing architecture) and vector floating point (VFP-Lite)
coprocessor supporting VFPv3
• TrustZone
The memory system consists of the following components:
• Level 1 cache:
— Instruction (32 Kbyte)
— Data (32 Kbyte)
• Level 2 cache:
— Unified instruction and data (256 Kbyte)
• Level 2 (internal) memory:
— Boot ROM, including HAB (64 Kbyte)
— Internal multimedia/shared, fast access RAM (128 Kbyte)
— Secure/non-secure RAM (16 Kbyte)
• External memory interfaces:
— 16/32-bit DDR2-800, LV-DDR2-800 or DDR3-800 up to 2 Gbyte
— 32-bit LPDDR2
— 8/16-bit NAND SLC/MLC Flash, up to 66 MHz, 4/8/14/16-bit ECC
— 8/16-bit NOR Flash, PSRAM, and cellular RAM.
— 32-bit multiplexed mode NOR Flash, PSRAM & cellular RAM.
— 8-bit Asynchronous (DTACK mode) EIM interface.
— All EIM pins are muxed on other interfaces (data with NFC pins). I/O muxing logic selects
EIM port, as primary muxing at system boot.
— Samsung OneNAND™ and managed NAND including eMMC up to rev 4.4 (in muxed I/O
mode)
The i.MX53 system is built around the following system on chip interfaces:
• 64-bit AMBA AXI v1.0 bus—used by ARM platform, multimedia accelerators (such as VPU, IPU,
GPU3D, GPU2D) and the external memory controller (EXTMC) operating at 200 MHz.
• 32-bit AMBA AHB 2.0 bus—used by the rest of the bus master peripherals operating at 133 MHz.
• 32-bit IP bus—peripheral bus used for control (and slow data traffic) of the most system peripheral
devices operating at 66 MHz.
i.MX53 Applications Processors for Industrial Products, Rev. 7
Freescale Semiconductor
3
Introduction
The i.MX53 makes use of dedicated hardware accelerators to achieve state-of-the-art multimedia
performance. The use of hardware accelerators provides both high performance and low power
consumption while freeing up the CPU core for other tasks.
The i.MX53 incorporates the following hardware accelerators:
• VPU, version 3—video processing unit
• GPU3D—3D graphics processing unit, OpenGL ES 2.0, version 3, 33 Mtri/s, 200 Mpix/s, and
800 Mpix/s z-plane performance, 256 Kbyte RAM memory
• GPU2D—2D graphics accelerator, OpenVG 1.1, version 1, 200 Mpix/s performance,
• IPU, version 3M—image processing unit
• ASRC—asynchronous sample rate converter
The i.MX53 includes the following interfaces to external devices:
NOTE
Not all interfaces are available simultaneously, depending on I/O
multiplexer configuration.
•
Hard disk drives:
— PATA, up to U-DMA mode 5, 100 MB/s
— SATA II, 1.5 Gbps
Displays:
— Five interfaces available. Total rate of all interfaces is up to 180 Mpixels/s, 24 bpp. Up to two
interfaces may be active at once.
— Two parallel 24-bit display ports. The primary port is up to 165 Mpix/s (for example,
UXGA at 60 Hz).
— LVDS serial ports: one dual channel port up to 165 Mpix/s or two independent single channel
ports up to 85 MP/s (for example, WXGA at 60 Hz) each.
— TV-out/VGA port up to 150 Mpix/s (for example, 1080p60).
Camera sensors:
— Two parallel 20-bit camera ports. Primary up to 180-MHz peak clock frequency, secondary up
to 120-MHz peak clock frequency.
Expansion cards:
— Four SD/MMC card ports: three supporting 416 Mbps (8-bit i/f) and one enhanced port
supporting 832 Mbps (8-bit, eMMC 4.4).
USB
— High-speed (HS) USB 2.0 OTG (up to 480 Mbps), with integrated HS USB PHY
— Three USB 2.0 (480 Mbps) hosts:
– High-speed host with integrated on-chip high-speed PHY
– Two high-speed hosts for external HS/FS transceivers through ULPI/serial, support IC-USB
Miscellaneous interfaces:
— One-wire (OWIRE) port
i.MX53 Applications Processors for Industrial Products, Rev. 7
4
Freescale Semiconductor
•
•
•
•
•
Introduction
— Three I2S/SSI/AC97 ports, supporting up to 1.4 Mbps, each connected to audio multiplexer
(AUDMUX) providing four external ports.
— Five UART RS232 ports, up to 4.0 Mbps each. One supports 8-wire, the other four support
4-wire.
— Two high speed enhanced CSPI (ECSPI) ports plus one CSPI port
— Three I
2
C ports, supporting 400 kbps
— Fast Ethernet controller, designed to be compliant with IEEE1588 V1, 10/100 Mbps
— Two controller area network (FlexCAN) interfaces, 1 Mbps each
— Sony Phillips Digital Interface (SPDIF), Rx and Tx
— Key pad port (KPP)
— Two pulse-width modulators (PWM)
— GPIO with interrupt capabilities
The system supports efficient and smart power control and clocking:
• Supporting DVFS (dynamic voltage and frequency scaling) technique for low power modes
• Power gating SRPG (State Retention Power Gating) for ARM core and Neon
• Support for various levels of system power modes
• Flexible clock gating control scheme
• On-chip temperature monitor
• On-chip oscillator amplifier supporting 32.768 kHz external crystal
• On-chip LDO voltage regulators for PLLs
Security functions are enabled and accelerated by the following hardware/features:
• ARM TrustZone including the TZ architecture (separation of interrupts, memory mapping, and so
on)
• Secure JTAG controller (SJC)—Protecting JTAG from debug port attacks by regulating or
blocking the access to the system debug features
• Secure real-time clock (SRTC)—Tamper resistant RTC with dedicated power domain and
mechanism to detect voltage and clock glitches
• Real-time integrity checker, version 3 (RTICv3)—RTIC type1, enhanced with SHA-256 engine
• SAHARAv4 Lite—Cryptographic accelerator that includes true random number generator
(TRNG)
• Security controller, version 2 (SCCv2)—Improved SCC with AES engine, secure/non-secure
RAM and support for multiple keys as well as TZ/non-TZ separation
• Central security unit (CSU)—Enhancement for the IIM (IC Identification Module). CSU is
configured during boot by eFUSEs, and determines the security level operation mode as well as
the TrustZone (TZ) policy
• Advanced High Assurance Boot (A-HAB)—HAB with the following embedded enhancements:
SHA-256, 2048-bit RSA key, version control mechanism, warm boot, CSU, and TZ initialization
• Tamper detection mechanism—Provides evidence of any physical attempt to remove the device
cover. Upon detection of such an attack, sensitive information can immediately be erased.
i.MX53 Applications Processors for Industrial Products, Rev. 7
Freescale Semiconductor
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
