电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GQ8BLF0175R0GT

产品描述Thin Film Resistors - SMD
产品类别无源元件   
文件大小858KB,共3页
制造商TT Electronics
下载文档 详细参数 全文预览

GQ8BLF0175R0GT概述

Thin Film Resistors - SMD

GQ8BLF0175R0GT规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
TT Electronics
产品种类
Product Category
Thin Film Resistors - SMD

文档预览

下载PDF文档
Surface Mount QSOP
Resistor Networks
Resistors
QSOP Thin Film on Ceramic
Resistor Networks
QSOP Series
QSOP-C Series
Reliable, no internal cavity
High resistor density - .025" lead spacing
Standard JEDEC 16, 20, and 24 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrate
RoHS compliant and Sn/Pb terminations available
Reliable, no internal cavity
High resistor density - .025” lead spacing
IRC’s TaNSil
®
QSOP resistor networks are the perfect solution for high volume applications that demand a
Standard
board footprint. The 0.025" lead
small wiring
JEDEC 16, 20, and 24 pin packages
spacing provides higher lead density, increased component
count, lower resistor cost, and high reliability.
Ultra-stable TaN resistors on ceramic substrate
Lower crosstalk than
system on silicon provides precision tolerance, exceptional TCR tracking, low cost
The tantalum nitride film
silicon substrate types
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s
self-passivating TaNSil
®
resistor film.
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
The QSOP series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and
are high density, low crosstalk networks which combine high precision with the sta-
QSOP-C resistor networks
temperature excursions.
For applications requiring high performance resistor networks in
nitride film system.
bility and reliability associated with the self-passivating tantalum
a low cost, surface mount package, specify
IRC QSOP resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
750mW
1.0W
1.0W
100R – 150K
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.05%
Short-time Overload
±0.02%
±0.05%
100 Volts
-55°C to
+125°C
<-25dB
Low Temperature Storage
±0.03%
±0.05%
Life
±0.05%
±0.1%
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
QSOP Series Issue January 2009 Sheet 1 of 4
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
BI Technologies IRC Welwyn
http://www.ttelectronics.com/resistors
© TT Electronics plc
2.17
怎么去设计《基于无线网络心电信号采集系统》这个课题
各位大神可不可以帮忙解决下。试了几个没做出了成品...
tanyalover 无线连接
定时器8中断的问题
484402 定时器8中断初始化编译出错,提示没定义。 定时器5没问题,我想看定时器5在那定义的,可是找不到,如下图: 484403 请大神看看,如何解决?谢谢! ...
chenbingjy stm32/stm8
xpresso和manly范例的结构分析-往前走一步
1. 本次的管板和Manly板还是有区别的,能都提供大家分别评测还是挺有意义的事。对比才分出差异。在上一贴初测后,再进一步就是分析下结构了。 2. 万利板的例程ADC为例,组织比较清楚。见下图。 ......
fyaocn NXP MCU
急问:接收arp回复时,tNetTask发生优先级反转,为什么?
我发送了一个arp请求,目标机可以收到并发送回复,但是我这边在处理这个arp回复时,却发现tNetTask发生优先级反转了,具体打印如下: NAME ENTRY TID PRI STATUS ......
snailpandy 嵌入式系统
从51初学者到电子工程师(1) [ 转 贴]
很多电子工程师在某个方面精深钻研,成为某一个特殊领域的专家,从一开始的养家糊口、慢慢小有收益、最后宝马豪宅,也是有的;这些电子工程师可能没有全面掌握这些知识,因为这些行业用不上,例 ......
fjes 51单片机
基于CPLD的数据采集与显示接口电路仿真设计2
系统工作过程如下:ALE为地址锁存使能信号,当下降沿来时,将P0口将低8位地址送入可编程芯片CPLD/FPGA中的地址锁存器,然后在P2口和P0口形成的16位地址及WR信号共同作用下,将P0口的数据送入可 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 132  2518  2385  804  2341  27  25  16  9  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved