Datasheet> 器件分类 > 半导体> 可编程逻辑器件> LCMXO3L-9400E-6BG484C

LCMXO3L-9400E-6BG484C: 产品描述FPGA - Field Programmable Gate Array MachXO3L; 9400 LUTs; 1.2V; 产品类别半导体可编程逻辑器件; 文件大小2MB，共91页; 制造商Lattice(莱迪斯); 官网地址http://www.latticesemi.com; 标准

下载文档详细参数全文预览

LCMXO3L-9400E-6BG484C在线购买

供应商	器件名称	价格	最低购买	库存
	LCMXO3L-9400E-6BG484C	-	-	点击查看	点击购买

LCMXO3L-9400E-6BG484C概述

FPGA - Field Programmable Gate Array MachXO3L; 9400 LUTs; 1.2V

LCMXO3L-9400E-6BG484C规格参数

参数名称	属性值
Product Attribute	Attribute Value
制造商 Manufacturer	Lattice(莱迪斯)
产品种类 Product Category	FPGA - Field Programmable Gate Array
RoHS	Details
产品 Product	MachXO3L
Number of Logic Elements	9400
Number of Logic Array Blocks - LABs	1175
Number of I/Os	384 I/O
工作电源电压 Operating Supply Voltage	1.2 V
最小工作温度 Minimum Operating Temperature	0 C
最大工作温度 Maximum Operating Temperature	+ 85 C
安装风格 Mounting Style	SMD/SMT
封装 / 箱体 Package / Case	BGA-484
数据速率 Data Rate	900 Mb/s
Distributed RAM	73 kbit
Embedded Block RAM - EBR	432 kbit
Maximum Operating Frequency	400 MHz
工厂包装数量 Factory Pack Quantity	84

文档预览

下载PDF文档

全文
预览

MachXO3™ Family

Data Sheet

FPGA-DS-02032-2.1

March 2018

MachXO3™ Family

Data Sheet

Contents

Acronyms in This Document .................................................................................................................................................6

1. Introduction ..................................................................................................................................................................7

Features ...............................................................................................................................................................8

1.1.1. Solutions .........................................................................................................................................................8

1.1.2. Flexible Architecture .......................................................................................................................................8

1.1.3. Advanced Packaging .......................................................................................................................................8

1.1.4. Pre-Engineered Source Synchronous I/O ........................................................................................................8

1.1.5. High Performance, Flexible I/O Buffer ............................................................................................................8

1.1.6. Flexible On-Chip Clocking................................................................................................................................8

1.1.7. Non-volatile, Multi-time Programmable .........................................................................................................8

1.1.8. TransFR Reconfiguration .................................................................................................................................8

1.1.9. Enhanced System Level Support .....................................................................................................................8

1.1.10.

Applications ................................................................................................................................................8

1.1.11.

Low Cost Migration Path ............................................................................................................................8

2. Architecture ................................................................................................................................................................10

Architecture Overview ......................................................................................................................................10

PFU Blocks .........................................................................................................................................................12

2.2.1. Slices .............................................................................................................................................................12

2.2.2. Modes of Operation ......................................................................................................................................14

2.2.3. RAM Mode ....................................................................................................................................................14

2.2.4. ROM Mode ....................................................................................................................................................14

Routing ..............................................................................................................................................................15

Clock/Control Distribution Network...................................................................................................................15

2.4.1. sysCLOCK Phase Locked Loops (PLLs)............................................................................................................17

sysMEM Embedded Block RAM Memory ..........................................................................................................20

2.5.1. sysMEM Memory Block ................................................................................................................................20

2.5.2. Bus Size Matching .........................................................................................................................................20

2.5.3. RAM Initialization and ROM Operation ........................................................................................................20

2.5.4. Memory Cascading .......................................................................................................................................20

2.5.5. Single, Dual, Pseudo-Dual Port and FIFO Modes ..........................................................................................21

2.5.6. FIFO Configuration ........................................................................................................................................22

2.5.7. Memory Core Reset ......................................................................................................................................22

2.5.8. EBR Asynchronous Reset ..............................................................................................................................23

Programmable I/O Cells (PIC) ............................................................................................................................24

PIO .....................................................................................................................................................................26

2.7.1. Input Register Block ......................................................................................................................................26

2.7.2. Output Register Block ...................................................................................................................................26

2.7.3. Tri-state Register Block .................................................................................................................................27

Input Gearbox ...................................................................................................................................................27

Output Gearbox.................................................................................................................................................29

sysIO Buffer .......................................................................................................................................................31

2.10.1.

Typical I/O Behavior during Power-up......................................................................................................31

2.10.2.

Supported Standards ................................................................................................................................31

2.10.3.

sysIO Buffer Banks ....................................................................................................................................33

Hot Socketing ....................................................................................................................................................34

On-chip Oscillator ..............................................................................................................................................34

Embedded Hardened IP Functions ....................................................................................................................34

2.13.1.

Hardened I

C IP Core ................................................................................................................................35

2.13.2.

Hardened SPI IP Core ................................................................................................................................36

2.13.3.

Hardened Timer/Counter .........................................................................................................................38

User Flash Memory (UFM) ................................................................................................................................39

Standby Mode and Power Saving Options ........................................................................................................39

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Power On Reset ................................................................................................................................................. 40

Configuration and Testing ................................................................................................................................. 41

2.17.1.

IEEE 1149.1-Compliant Boundary Scan Testability ................................................................................... 41

2.17.2.

Device Configuration ................................................................................................................................ 41

TraceID .............................................................................................................................................................. 43

Density Shifting ................................................................................................................................................. 43

3. DC and Switching Characteristics ............................................................................................................................... 44

Absolute Maximum Rating ................................................................................................................................ 44

Recommended Operating Conditions ............................................................................................................... 44

Power Supply Ramp Rates ................................................................................................................................ 44

Power-On-Reset Voltage Levels ........................................................................................................................ 45

Hot Socketing Specifications ............................................................................................................................. 45

Programming/Erase Specifications ................................................................................................................... 45

ESD Performance .............................................................................................................................................. 46

DC Electrical Characteristics .............................................................................................................................. 46

Static Supply Current – C/E Devices .................................................................................................................. 47

Programming and Erase Supply Current – C/E Devices ..................................................................................... 48

sysIO Recommended Operating Conditions....................................................................................................... 49

sysIO Single-Ended DC Electrical Characteristics ............................................................................................... 50

sysIO Differential Electrical Characteristics ....................................................................................................... 51

3.13.1.

LVDS.......................................................................................................................................................... 51

3.13.2.

LVDS Emulation ........................................................................................................................................ 51

3.13.3.

BLVDS ....................................................................................................................................................... 52

3.13.4.

LVPECL....................................................................................................................................................... 53

3.13.5.

MIPI D-PHY Emulation .............................................................................................................................. 54

Typical Building Block Function Performance – C/E Devices

........................................................................... 57

3.14.1.

Pin-to-Pin Performance (LVCMOS25 12 mA Drive) .................................................................................. 57

3.14.2.

Register-to-Register Performance ............................................................................................................ 57

Derating Logic Timing ........................................................................................................................................ 57

Maximum sysIO Buffer Performance ................................................................................................................ 58

MachXO3L/LF External Switching Characteristics – C/E Devices ...................................................................... 59

sysCLOCK PLL Timing ......................................................................................................................................... 64

NVCM/Flash Download Time ............................................................................................................................ 66

JTAG Port Timing Specifications ........................................................................................................................ 66

sysCONFIG Port Timing Specifications .............................................................................................................. 68

C Port Timing Specifications ........................................................................................................................... 69

SPI Port Timing Specifications ........................................................................................................................... 69

Switching Test Conditions ................................................................................................................................. 69

4. Signal Descriptions...................................................................................................................................................... 70

Pin Information Summary ................................................................................................................................. 72

5. MachXO3 Part Number Description ........................................................................................................................... 77

6. Ordering Information ................................................................................................................................................. 78

MachXO3L Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging ...... 78

MachXO3LF Ultra Low Power Commercial and Industrial Grade Devices, Halogen Free (RoHS) Packaging .... 81

References .......................................................................................................................................................................... 85

Revision History .................................................................................................................................................................. 86

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Figures

Figure 2.1. Top View of the MachXO3L/LF-1300 Device ....................................................................................................10

Figure 2.2. Top View of the MachXO3L/LF-4300 Device ....................................................................................................11

Figure 2.3. PFU Block Diagram ............................................................................................................................................12

Figure 2.4. Slice Diagram ....................................................................................................................................................13

Figure 2.5. Primary Clocks for MachXO3L/F Devices ..........................................................................................................16

Figure 2.6. Secondary High Fanout Nets for MachXO3L/F Devices ....................................................................................17

Figure 2.7. PLL Diagram ......................................................................................................................................................18

Figure 2.8. sysMEM Memory Primitives .............................................................................................................................21

Figure 2.9. Memory Core Reset ..........................................................................................................................................23

Figure 2.10. EBR Asynchronous Reset (Including GSR) Timing Diagram .............................................................................23

Figure 2.11. Group of Four Programmable I/O Cells ..........................................................................................................25

Figure 2.12. Sentry Output Register Block Diagram (PIO on the Left, Top and Bottom Edges) ..........................................27

Figure 2.13. Input Gearbox .................................................................................................................................................28

Figure 2.14. Output Gearbox ..............................................................................................................................................30

Figure 2.15. MachXO3L/LF-1300 in 256 Ball Packages, MachXO3L/LF-2100, MachXO3L/LF-4300, MachXO3L/LF-6900 and

MachXO3L/LF-9400 Banks IO Banks ...................................................................................................................................33

Figure 2.16. MachXO3L/LF-640 and MachXO3L/LF-1300 Banks.........................................................................................33

Figure 2.17. Embedded Function Block Interface ...............................................................................................................35

Figure 2.18. I

C Core Block Diagram ...................................................................................................................................35

Figure 2.19. SPI Core Block Diagram ...................................................................................................................................37

Figure 2.20. Timer/Counter Block Diagram ........................................................................................................................38

Figure 3.1. LVDS Using External Resistors (LVDS25E) .........................................................................................................51

Figure 3.2. BLVDS Multi-point-Output Example .................................................................................................................52

Figure 3.3. Differential LVPECL ...........................................................................................................................................53

Figure 3.4. MIPI D-PHY Input Using External Resistors .......................................................................................................54

Figure 3.5. MIPI D-PHY Output Using External Resistors ....................................................................................................55

Figure 3.6.Receiver GDDR71_RX. Waveforms ....................................................................................................................64

Figure 3.7. Transmitter GDDR71_TX. Waveforms ..............................................................................................................64

Figure 3.8. JTAG Port Timing Waveforms ...........................................................................................................................67

Figure 3.9. Output Test Load, LVTTL and LVCMOS Standards ............................................................................................69

Tables

Table 1.1. MachXO3L/LF Family Selection Guide .................................................................................................................9

Table 2.1. Resources and Modes Available per Slice ..........................................................................................................12

Table 2.2. Slice Signal Descriptions .....................................................................................................................................13

Table 2.3. Number of Slices Required For Implementing Distributed RAM .......................................................................14

Table 2.4. PLL Signal Descriptions .......................................................................................................................................19

Table 2.5. sysMEM Block Configurations ............................................................................................................................20

Table 2.6. EBR Signal Descriptions ......................................................................................................................................21

Table 2.7. Programmable FIFO Flag Ranges ........................................................................................................................22

Table 2.8. PIO Signal List .....................................................................................................................................................26

Table 2.9. Input Gearbox Signal List ....................................................................................................................................27

Table 2.10. Output Gearbox Signal List ...............................................................................................................................29

Table 2.11. Supported Input Standards...............................................................................................................................32

Table 2.12. Supported Output Standards............................................................................................................................32

Table 2.13. Available MCLK Frequencies ............................................................................................................................34

Table 2.14. I

C Core Signal Description ...............................................................................................................................36

Table 2.15. SPI Core Signal Description ..............................................................................................................................37

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

MachXO3™ Family

Data Sheet

Table 2.16. Timer/Counter Signal Description .................................................................................................................... 39

Table 2.17. MachXO3L/LF Power Saving Features Description .......................................................................................... 40

Table 3.1. Absolute Maximum Rating

1,2,3

........................................................................................................................... 44

Table 3.2. Recommended Operating Conditions

.............................................................................................................. 44

Table 3.3. Power Supply Ramp Rates

................................................................................................................................ 44

Table 3.4. Power-On Reset Voltage Levels

1,2,3,4,5

................................................................................................................ 45

Table 3.5. Hot Socketing Specifications

1,2,3

......................................................................................................................... 45

Table 3.6. Programming/Erase Specifications .................................................................................................................... 45

Table 3.7. Static Supply Current – C/E Devices

1,2,3,6

............................................................................................................ 47

Table 3.8. Programming and Erase Supply Current – C/E Devices

1,2,3,4

.............................................................................. 48

Table 3.9. sysIO Recommended Operating Conditions ...................................................................................................... 49

Table 3.10. sysIO Single-Ended DC Electrical Charateristics

1,2

............................................................................................ 50

Table 3.11. LVDS25E DC Conditions.................................................................................................................................... 52

Table 3.12. BLVDS DC Condition

........................................................................................................................................ 53

Table 3.13. LVPECL DC Conditions ...................................................................................................................................... 54

Table 3.14. MIPI DC Conditions

......................................................................................................................................... 55

Table 3.15. MIPI D-PHY Output DC Conditions

.................................................................................................................. 56

Table 3.16. MachXO3L/LF External Switching Characteristics – C/E Devices

1,2,3,4,5,6,10

....................................................... 59

Table 3.17. NVCM/Flash Download Time

1,2,3

...................................................................................................................... 66

Table 3.18. sysCONFIG Port Timing Specifications ............................................................................................................. 68

Table 3.19. I

C Port Timing Specification

1,2

......................................................................................................................... 69

Table 3.20. SPI Port Timing Specifications .......................................................................................................................... 69

Table 3.21. Test Fixture Required Components, Non-Terminated Interfaces .................................................................... 69

Table 4.1. Signal Descriptions ............................................................................................................................................. 70

Table 4.2. MachXO3L/LF-9400C.......................................................................................................................................... 76

www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02032-2.1

推荐资源

采用RT9181芯片的笔记本电脑的电源供电电路

M58487AP（电视机和音响设备）24功能红外线遥控接收电路

【讨论】WINCE下媒体播放器播放不流畅的原因以及解决办法: 这两天在分析当前案子的媒体播放器为什么播放部分文件会非常的不流畅。发个帖子大家一起讨论下。集中下大家在调试wince下媒体播放器播放媒体文件不流畅的原因我先说下这里的问题 1. 系统 ......; mz_flying 嵌入式系统

wince下用IImagingFactory将rgb565的bmp转成jpg: IImagingFactory将rgb555的bmp数据保存成jpg文件时是成功的，rgb565的话就会出错，是不是不支持565格式？...; pascallee 嵌入式系统

最棒的ADI系统方案精选文档下载还送礼！！！: 213190即日起~9月13日，点此链接下载任意ADI系统应用方案文档，就有机会抽中实用礼品一份（下载管理后台名单中随机抽取）奖品:超级实用的手机支架（共10个）213196参加此次活动一定要用你常用 ......; eric_wang ADI 工业技术

Show一下今天参加新唐研讨会送的板子: 今天是新唐科技（Nuvoton）今年路演的厦门站，好像每年都有（去年的也参加了，同一地点），下午跟领导请假出去了，1点钟急勿勿的赶到会场，只看到很少人，才发现1点半才开始，白着急了 ......; bobde163 聊聊、笑笑、闹闹

求救STR71x与NANDFlash三星编程问题: 我是ARM初学者，现在用STR71x系列的，谁能给我STR71x与NANDFlash三星K9F2808UOC后者相关的NANDFlash连接的的方法和程序，并通过串口命令读写NANDFlash到电脑串口软件显示出来。这样的程序 ......; wang_kai_kai stm32/stm8

verilog hdl教程135例: verilog hdl教程135例，很好用！！！！ ...; 杨焱ly DSP 与 ARM 处理器

关于STM32空闲中断

在使用串口接受字符串时，可以使用空闲中断（IDLEIE置1，即可使能空闲中断），这样在接收完一个字符串，进入空闲状态时（IDLE置1）便会激发一个空闲中断。在中断处理函数，我们可以解析这个字符串。需要注意的是，IDLE标志位需要软件清零，否则由于会不断进入中断，而使正常程序无法运行。当再次收到数据时（即RXNE再次置1），等到空闲便会重新进入中断。在STM32F4中，IDLE标志位清零的...[详细]
单片机main函数退出后发生什么——以stm32为例

网上搜索可能因为大家不太关心这种情况，我没有找到有关论述单片机main函数退出的文章。不过在ST Community、阿莫BBS、StackOverflow看到有人在问同样的问题，下面摘录了一些不同角度的回答： C语言环境角度，三种可能性编译器在main函数后加入隐性的无限循环编译器在main外面添加一层无限循环 CPU继续向下取址运行（也就是跑飞了）单片机设计角度，退出会引发异常、...[详细]
单片机STM32的5个时钟源知识

　　众所周知STM32有5个时钟源HSI、HSE、LSI、LSE、PLL，其实他只有四个，因为从上图中可以看到PLL都是由HSI或HSE提供的。　　其中，高速时钟(HSE和HSI)提供给芯片主体的主时钟.低速时钟(LSE和LSI)只是提供给芯片中的RTC(实时时钟)及独立看门狗使用，图中可以看出高速时钟也可以提供给RTC。　　内部时钟是在芯片内部RC振荡器产生的，起振较快，所以时钟在芯片刚上...[详细]
未来福特汽车或将实现用户远程控制

据外媒报道，福特汽车（Ford Motor）已向美国专利社保局（USPTO）申请一项远程车辆控制系统专利，该系统可能用于未来的福特汽车。该专利于2020年11月24日提交，于2025年8月19日发布，序列号为1239078。图片来源： USPTO 福特汽车近期已多次探索为其车辆添加远程功能，并已申请多项专利，例如远程操控系统和车辆远程控制系统，这些系统都能让车主在不在车内的情况下控制...[详细]
倒装焊与球栅阵列封装：电子行业的关键技术

倒装焊(Flip-Chip)和球栅阵列封装（Ball Grid Array，简称BGA）是电子行业中广泛使用的两种封装技术。这两种封装技术各有优势和局限性，而且在某些情况下，它们可以互相补充，以满足更复杂的设计需求。首先，我们来了解倒装焊。倒装焊是一种封装技术，其中半导体芯片被“倒装”并直接焊接到电路板或基板上。这种方法使得芯片的主动元件面对着基板，可以直接与其接触，从而提高了热性能和电性...[详细]
这可能是你没见过的！R型电梯变压器的神奇之处！

现在我们住的房子大部分都是电梯楼，主要原因是上下楼梯比较方便！它还能让生活更舒适。它甚至有助于提高房地产的附加值。最重要的是，别墅用的电梯不贵，一台几万元。有了这个装置，可以节省老人和孩子上下楼梯的时间，方便、安全、快捷。为了降低振动和噪声，使电梯环境质量达到相关标准的要求，目前许多电梯厂家。通常配电设备会选择使用r型电梯变压器来改变电压。在安全改变电压的同时，其多重保护功能也可以降低电梯的事故...[详细]
电动汽车系统中发动机与变速箱的联系

想要理解汽车发动机为什么需要变速箱，首先要理解不同类型的发动机有什么特点。发动机指能够将一种能量形态转化为动能的机器，是一种笼统的概念性定义，并不特指某一种动力元。能定义为发动机的机器有：外燃式发动机、内燃式发动机、涡扇发动机、蒸汽轮机以及电动机等，其中内燃式发动机则是一般理解的发动机，是燃油动力汽车使用的动力元。普通家用汽车使用的内燃机为汽油动力发动机，这种机器的运行步骤为：进气喷油、压缩蒸发...[详细]
纯电动汽车智能供电系统对我们生活的影响

纯电动汽车作为新能源汽车中的主推车型，近年来得到了国家的大力支持与鼓励，发展也是日新月异，对于纯电动汽车在我们之前的认知，它是一个需要进行充电才能够提供动力输出的一个庞大的耗电体，而在近期发布的车型不知道大家有没有发现，不管是北汽EX5、还是最新发布的几何A都增加了对外放电功能，纯电动汽车摇身一变成为了可充放电的智能移动终端，今天小编就带大家一起纯电动汽车的对外放电功能，看看它究竟会为我们带来哪...[详细]
语音识别技术原理简介

语音识别技术原理简介自动语音识别技术(Auto Speech Recognize，简称ASR)所要解决的问题是让计算机能够“听懂”人类的语音，将语音中包含的文字信息“提取”出来。ASR技术在“能听会说”的智能计算机系统中扮演着重要角色，相当于给计算机系统安装上“耳朵”，使其具备“能听”的功能，进而实现信息时代利用“语音”这一最自然、最便捷的手段进行人机通信和交互。语音识别技术所面临的问题...[详细]
POSCO Future M推出高端和标准电动汽车正极材料

据外媒报道，二次电池材料公司POSCO Future M宣布，已成功开发出两种针对高端和标准电动汽车市场的试验（原型）正极材料。图片来源： POSCO Future M “超高镍正极材料”专为高端电动汽车设计，将高镍正极材料中的镍含量从现有的80%提升至95%以上。该材料能量密度高，可最大程度延长电动汽车的续航里程。该公司的目标是向美国和欧洲等发达市场的高端电动汽车和城市空中交...[详细]
宝马将全景天窗改造成电视几乎覆盖整个车顶

据外媒报道，宝马（BMW）刚刚获得了一项屏幕专利，该屏幕可以覆盖整个车顶。宝马希望将车辆顶棚（headliner）至少大部分变成显示屏。宝马指出全景玻璃天窗存在重量过大、安全性不足、以及导致座舱过热等问题，因此将这块巨型屏幕作为普通玻璃的潜在升级选项。（图片来源：宝马公司）该曲面显示屏幕将覆盖车辆顶棚90%以上的面积。当乘客仰视时，其视野主体将由屏幕占据。该屏幕并非用于娱乐内容播放或...[详细]
零基础入门stm32基本定时器详解

一、基本定时器介绍在STM32中，基本定时器有TIM6、TIM7等。基本定时器主要包含时基单元，提供16位的计数，能计数0~65535。基本定时器除了计数功能以外，还能输出给DAC模块一个TRGO信号。基本定时器框图如下：二、时基单元介绍 STM32的所有定时器都具备时基单元，时基单元的功能就是简单的计数，即计数时钟源TMxCLK的脉冲个数，这个时钟源来至APB1总线。高...[详细]
工信部推动制定首个电器电子产品有害物质管控强制性国家标准

8 月 22 日消息，据工信部官网消息，近日，我国电器电子产品有害物质管控领域首个强制性国家标准《电器电子产品有害物质限制使用要求》（GB 26572—2025）经国家标准化管理委员会批准发布，将于 2027 年 8 月 1 日正式实施。该标准由工业和信息化部提出并归口管理，中国电子技术标准化研究院联合电器电子行业生产制造企业、认证检测机构、行业协会及科研院所等 60 余家单位共同研制。从官方...[详细]
STM32单片机的学习方法（方法大体适用所有开发版入门）

1，一款实用的开发板。这个是实验的基础，有时候软件仿真通过了，在板上并不一定能跑起来，而且有个开发板在手，什么东西都可以直观的看到，效果不是仿真能比的。但开发板不宜多，多了的话连自己都不知道该学哪个了，觉得这个也还可以，那个也不错，那就这个学半天，那个学半天，结果学个四不像。倒不如从一而终，学完一个在学另外一个。 2，两本参考资料，即《STM32 参考手册》和《Cortex-M3 权威指南》。...[详细]
STM32定时器输入捕获功能应用——超声波模块

一、工作原理输入捕获是STM32单片机定时器的一项重要的功能，应用很广泛，常用于测量脉冲宽度，周期等。超声波模块测距的原理是：单片机给超声波模块（我用到的超声波模块型号是HC-SR04，下面简称HC-SR04）发送一个大于10us的高电平，触发HC-SR04发出8个40kHz的方波，并自动检测是否有信号返回，如果有信号返回，就会通过Echo对单片机输出一个高电平，高电平的持续时间就是超声波从...[详细]

器件捷径: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多