Datasheet
Serial EEPROM Series Industrial EEPROM
125℃ Operation SPI BUS EEPROM
BR25H080F-2LB
General Description
This is the product guarantees long time support in Industrial market.
BR25H080F-2LB is a serial EEPROM of SPI BUS interface method.
Features
Long Time Support a Product for Industrial
Applications.
High speed clock action up to 10MHz (Max.)
Wait function by HOLDB terminal.
Part or whole of memory arrays settable as read only
memory area by program.
2.5V to 5.5V single power source action most
suitable for battery use.
Page write mode useful for initial value write at
factory shipment.
For SPI bus interface (CPOL, CPHA)=(0, 0), (1, 1)
Self-timed programming cycle.
Low Supply Current
At write operation (5V)
: 1.0mA (Typ.)
At read operation (5V)
: 1.0mA (Typ.)
At standby operation (5V)
: 0.1μA (Typ.)
Address auto increment function at read operation
Prevention of time mistake
Write prohibition at power on.
Write prohibition by command code (WRDI).
Write prohibition by WPB pin.
Write prohibition block setting by status registers
(BP1, BP0).
Prevention of write mistake at low voltage.
Data at shipment Memory array: FFh, status register
WPEN, BP1, BP0 : 0
More than 100 years data retention.
More than 1 million write cycles.
Package
W(Typ.) x D(Typ.) x H(Max.)
SOP8
5.00mm x 6.20mm x 1.71mm
Application
Industrial Equipment
Page write
Number of pages
Product Number
32 Byte
BR25H080F-2LB
BR25H080F-2LB
Capacity
8Kbit
Bit Format
1Kx8
Product Number
BR25H080F-2LB
Supply Voltage
2.5V to 5.5V
Package
SOP8
○Product
structure：Silicon monolithic integrated circuit
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111・14・001
○This
product has no designed protection against radioactive rays
1/28
TSZ02201-0R1R0G100330-1-2
27.Feb.2014 Rev.002
BR25H080F-2LB
Absolute maximum ratings
(Ta=25°C)
Parameter
Supply Voltage
Permissible Dissipation
Storage Temperature Range
Operating Temperature Range
Terminal Voltage
Symbol
VCC
Pd
Tstg
Topr
－
Limits
-0.3 to +6.5
0.56
-65½+150
-40 to +125
-0.3 to VCC+0.3
Unit
V
W
°C
°C
V
Remarks
Datasheet
When using at Ta=25℃ or higher 4.5mW to be reduced per 1℃.
Memory cell characteristics
(VCC=2.5V to 5.5V)
Limits
Parameter
Min.
1,000,000
Write Cycles
*1
500,000
300,000
100
Data Retention
*1
60
50
*1: Not 100% TESTED
Unit
Typ.
－
－
－
－
－
－
Max.
－
－
－
－
－
－
Cycles
Cycles
Cycles
Years
Years
Years
Condition
Ta
≦
85°C
Ta
≦
105°C
Ta
≦
125°C
Ta
≦
25°C
Ta
≦
105°C
Ta
≦
125°C
Recommended Operating Ratings
Parameter
Supply Voltage
Input Voltage
Symbol
VCC
Vin
Limits
2.5
to
5.5
V
0 to VCC
Unit
Input / output capacity
(Ta=25°C, frequency=5MHz)
Parameter
Input Capacity
*2
Output Capacity
*2
Symbol
C
IN
C
OUT
Conditions
V
IN
=GND
V
OUT
=GND
Min
－
－
Max
8
Unit
pF
8
*2: Not 100% TESTED
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
2/28
TSZ02201-0R1R0G100330-1-2
27.Feb.2014 Rev.002
BR25H080F-2LB
DC characteristics
(Unless otherwise specified, Ta=-40°C to +125°C, VCC=2.5V to 5.5V)
Limits
Parameter
Symbol
Min.
Input High Voltage
Input Low Voltage
Output Low Voltage
Output High Voltage
Input Leakage
Current
Output Leakage
Current
VIH
VIL
VOL
VOH
ILI
ILO
0.7xVCC
-0.3
0
VCC-0.5
-2
-2
Typ.
－
－
－
－
－
－
Max.
VCC
+0.3
0.3x
VCC
0.4
VCC
2
2
V
V
V
V
μA
μA
2.5V≦VCC≦5.5V
2.5V≦VCC≦5.5V
IOL=2.1mA
IOH=-0.4mA
V
IN
=0V to VCC
V
OUT
=0V to VCC, CSB=VCC
Unit Conditions
Datasheet
ICC1
Supply Current
(WRITE)
ICC2
－
－
2.0
VCC=2.5V,fSCK=5MHz, tE/W=4ms
mA VIH/VIL=0.9VCC/0.1VCC, SO=OPEN
Byte write, Page write, Write status register
VCC=5.5V,fSCK=5 or 10 MHz, tE/W=4ms
mA VIH/VIL=0.9VCC/0.1VCC, SO=OPEN
Byte write, Page write, Write status register
VCC=2.5V,fSCK=5MHz
mA VIH/VIL=0.9VCC/0.1VCC, SO=OPEN
Read, Read status register
VCC=5.5V,fSCK=5MHz
mA VIH/VIL=0.9VCC/0.1VCC, SO=OPEN
Read, Read status register
VCC=5.5V,fSCK=10MHz
mA VIH/VIL=0.9VCC/0.1VCC, SO=OPEN
Read, Read status register
μA
VCC=5.5V
CSB=HOLDB=WPB=VCC,
SCK=SI=VCC or =GND, SO=OPEN
－
－
3.0
ICC3
－
－
1.5
Supply Current
(READ)
ICC4
－
－
2.0
ICC5
－
－
4.0
Standby Current
ISB
－
－
10
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
3/28
TSZ02201-0R1R0G100330-1-2
27.Feb.2014 Rev.002
BR25H080F-2LB
AC characteristics
(Ta=-40°C to +125°C, unless otherwise specified, load capacity C
L1
=100pF)
Parameter
SCK Frequency
SCK High Time
SCK Low Time
CSB High Time
CSB Setup Time
CSB Hold Time
SCK Setup Time
SCK Hold Time
SI Setup Time
SI Hold Time
Data Output Delay Time1
Data Output Delay Time2
(C
L2
=30pF)
Datasheet
Symbol
fSCK
tSCKWH
tSCKWL
tCS
tCSS
tCSH
tSCKS
tSCKH
tDIS
tDIH
tPD1
tPD2
tOH
tOZ
tHFS
tHFH
tHRS
tHRH
tHOZ
tHPD
tRC
tFC
*1
2.5V≦VCC≦5.5V
Min.
－
85
85
85
90
85
90
90
20
30
－
－
0
－
0
40
0
70
－
－
－
－
－
－
－
Typ.
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
Max.
5
－
－
－
－
－
－
－
－
－
60
50
－
100
－
－
－
－
4.5V≦VCC≦5.5V
Min.
－
40
40
40
30
30
30
30
10
10
－
－
0
－
0
30
0
30
－
－
－
－
－
－
－
Typ.
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
－
Max.
10
－
－
－
－
－
－
－
－
－
40
30
－
40
－
－
－
－
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
μs
μs
ns
ns
ms
Output Hold Time
Output Disable Time
HOLDB Setting
Setup Time
HOLDB Setting
Hold Time
HOLDB Release
Setup Time
HOLDB Release
Hold Time
Time from HOLDB
to Output High-Z
Time from HOLDB
to Output Change
SCK Rise Time
*1
SCK Fall Time
*1
OUTPUT Rise Time
Write Time
*1 NOT 100% TESTED
100
60
1
1
40
40
4
40
40
1
1
40
40
4
tRO
tFO
tE/W
OUTPUT Fall Time
*1
AC measurement conditions
Parameter
Load Capacity 1
Load Capacity 2
Input Rise Time
Input Fall Time
Input Voltage
Input / Output
Judgment Voltage
Symbol
C
L1
C
L2
－
－
－
－
Limits
Min.
－
－
－
－
Typ.
－
－
－
－
Max.
100
30
50
50
Unit
Input Voltage
Input/Output judgement voltage
pF
pF
ns
ns
V
V
0.2Vcc
0.3Vcc
0.8Vcc
0.7Vcc
0.2VCC/0.8VCC
0.3VCC/0.7VCC
Figure 1.
Input/Output judgment voltage
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
4/28
TSZ02201-0R1R0G100330-1-2
27.Feb.2014 Rev.002
BR25H080F-2LB
Serial Input / Output Timing
tCS
tCSS
Datasheet
CSB
tSCKS
tSCKWL
tSCKWH
tRC
tFC
SCK
tDIS tDIH
SI
SO
High-Z
Figure 2. Input timing
SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the most significant bit MSB.
tCS
CSB
SCK
SI
tPD
tOH
tCSH tSCKH
tRO,tFO
tOZ
High-Z
SO
Figure 3. Input / Output timing
SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.
"H"
CSB
"L"
tHFS
tHFH
tHRS tHRH
SCK
tDIS
SI
n+1
tHOZ
tHPD
High-Z
Dn+1
Dn
n
n-1
SO
Dn
Dn-1
HOLDB
Figure 4. HOLD timing
Block diagram
CSB
SCK
VOLTAGE
INSTRUCTION DECODE
CONTROL CLOCK
GENERATION
WRITE
INHIBITION
HIGH VOLTAGE
GENERATOR
DETECTION
SI
HOLDB
INSTRUCTION
REGISTER
ADDRESS
REGISTER
10bit
STATUS REGISTER
ADDRESS
DECODER
10bit
8K
EEPROM
WPB
SO
DATA
REGISTER
8bit
READ/WRITE
AMP
8bit
Figure 5. Block diagram
www.rohm.com
©2013 ROHM Co., Ltd. All rights reserved.
TSZ22111・15・001
5/28
TSZ02201-0R1R0G100330-1-2
27.Feb.2014 Rev.002
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
