电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

LTC1744IFW#TR

产品描述Analog to Digital Converters - ADC LTC1744 - 14-Bit, 50Msps ADC
产品类别模拟混合信号IC    转换器   
文件大小537KB,共24页
制造商ADI(亚德诺半导体)
官网地址https://www.analog.com
下载文档 详细参数 全文预览

LTC1744IFW#TR概述

Analog to Digital Converters - ADC LTC1744 - 14-Bit, 50Msps ADC

LTC1744IFW#TR规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称ADI(亚德诺半导体)
包装说明6.10 MM, PLASTIC, TSSOP-48
Reach Compliance Codecompliant
ECCN代码3A991.C.3
Is SamacsysN
最大模拟输入电压1.6 V
最小模拟输入电压-1.6 V
转换器类型ADC, PROPRIETARY METHOD
JESD-30 代码R-PDSO-G48
JESD-609代码e0
长度12.5 mm
最大线性误差 (EL)0.0244%
湿度敏感等级1
模拟输入通道数量1
位数14
功能数量1
端子数量48
最高工作温度85 °C
最低工作温度-40 °C
输出位码OFFSET BINARY, 2'S COMPLEMENT BINARY
输出格式PARALLEL, WORD
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)255
认证状态Not Qualified
采样速率50 MHz
采样并保持/跟踪并保持SAMPLE
座面最大高度1.2 mm
标称供电电压5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式GULL WING
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间40
宽度6.1 mm
Base Number Matches1

文档预览

下载PDF文档
LTC1744
14-Bit, 50Msps ADC
FEATURES
s
s
s
s
s
s
s
s
s
DESCRIPTIO
s
Sample Rate: 50Msps
77dB SNR and 87dB SFDR (3.2V Range)
73.5dB SNR and 90dB SFDR (2V Range)
No Missing Codes
Single 5V Supply
Power Dissipation: 1.2W
Selectable Input Ranges:
±1V
or
±1.6V
150MHz Full Power Bandwidth S/H
Pin Compatible Family
25Msps: LTC1746 (14 Bit), LTC1745 (12 Bit)
50Msps: LTC1744 (14 Bit), LTC1743 (12 Bit)
65Msps: LTC1742 (14 Bit), LTC1741 (12 Bit)
80Msps: LTC1748 (14 Bit), LTC1747 (12 Bit)
48-Pin TSSOP Package
The LTC
®
1744 is a 50Msps, sampling 14-bit A/D con-
verter designed for digitizing high frequency, wide dynamic
range signals. Pin selectable input ranges of
±1V
and
±1.6V
along with a resistor programmable mode allow the
LTC1744’s input range to be optimized for a wide variety
of applications.
The LTC1744 is perfect for demanding communications
applications with AC performance that includes 77dB
SNR and 87dB spurious free dynamic range. Ultralow jitter
of 0.3ps
RMS
allows undersampling of IF frequencies with
excellent noise performance. DC specs include
±4LSB
maximum INL and no missing codes over temperature.
The digital interface is compatible with 5V, 3V and 2V logic
systems. The ENC and ENC inputs may be driven differen-
tially from PECL, GTL and other low swing logic families or
from single-ended TTL or CMOS. The low noise, high gain
ENC and ENC inputs may also be driven by a sinusoidal
signal without degrading performance. A separate output
power supply can be operated from 0.5V to 5V, making it
easy to connect directly to any low voltage DSPs or FIFOs.
The TSSOP package with a flow-through pinout simplifies
the board layout.
APPLICATIO S
s
s
s
s
s
Telecommunications
Receivers
Base Stations
Spectrum Analysis
Imaging Systems
, LTC and LT are registered trademarks of Linear Technology Corporation.
BLOCK DIAGRA
A
IN+
±1V
DIFFERENTIAL
ANALOG INPUT
50Msps, 14-Bit ADC with a
±1V
Differential Input Range
OV
DD
0.1µF
CORRECTION
LOGIC AND
SHIFT
REGISTER
14
OF
D13
D0
CLKOUT
0.5V TO 5V
0.1µF
A
IN–
S/H
CIRCUIT
14-BIT
PIPELINED ADC
SENSE
BUFFER
RANGE
SELECT
DIFF AMP
GND
CONTROL LOGIC
1744 BD
V
CM
4.7µF
2.5V
REF
REFLB
REFHA
4.7µF
REFLA
REFHB ENC
ENC
0.1µF
1µF
0.1µF
1µF
DIFFERENTIAL
ENCODE INPUT
U
OUTPUT
LATCHES
OGND
V
DD
1µF
1µF
5V
1µF
MSBINV
OE
W
U
1744f
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1856  2781  2909  2303  2799  39  22  32  14  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved