NJU26902
Digital Audio Delay
!
General Description
The NJU26902 is a digital audio delay. The NJU26902 provides delay-time
adjustment function and digital audio interface.
!
Package
!
FEATURES
NJU26902VM1
•
2-Channel Audio Delay (24 bits data width).
Delay Time 85msec at fs = 48kHz ( 128msec at fs = 32kHz , 43msec at fs = 96kHz)
•
To make long delay time, the NJU26902 can be connected serially.
•
Non-audio-signal data can be delayed by the NJU26902.
!
Hardware Specification
•
Digital Audio Interface
•
Digital Audio Format
•
Audio Bit Clock (BCK) Frequency
•
Package
•
Power Supply
:
:
:
:
:
1 Input port, 1 Output port
LJ / RJ / I
2
S 24bit BCK : 64fs / 32fs,
Slave Mode
13MHz Max ( approximate fs=200KHz)
SSOP20-M1 Pb-Free
2.5V ( +3.3V input tolerant )
!
Function Block Diagram
NJU26902
BCK
LRI
LRI
BCK
SDI
SERIAL AUDIO
INTERFACE
Delay RAM
SERIAL AUDIO
INTERFACE
L/R in
L/R
½½½
SDO
Control
Logic
RESETb
COUNT[5:0]
MODE[1:0]
SDO_OD
BYPASS
FS
Ver.2005-01-11
-1-
NJU26902
!
Pin Assignment
RESETb
SDI
LRI
COUNT[2]
COUNT[3]
BCKI
COUNT[4]
COUNT[5]
VSS
VSS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VDD
VDD
SDO
FS
BYPASS
SDO_OD
COUNT[1]
MODE[1]
COUNT[0]
MODE[0]
NJU26902
!
Pin Description
No.
Symbol
I/O
RESETb
I
△
1
SDI
I
2
LRI
I
3
COUNT[2]
I
△
4
COUNT[3]
I
△
5
BCKI
I
6
COUNT[4]
I
△
7
COUNT[5]
I
△
8
VSS
-
9
VSS
-
10
MODE[0]
I
▼
11
COUNT[0]
I
△
12
MODE[1]
I
△
13
COUNT[1]
I
△
14
SDO_OD
I
▼
15
BYPASS
I
▼
16
FS
I
△
17
SDO
O
18
VDD
-
19
VDD
-
20
I : Input, I
△
: Input(internal pull-up), I
▼
Description
Reset (Active low)
Audio Data Input
LR Clock Input
Delay Time Control 2
Delay Time Control 3
Bit Clock Input
Delay Time Control 4
Delay Time Control 5
GND
GND
Digital Audio Interface Format Select
Delay Time Control 0
Digital Audio Interface Format Select
Delay Time Control 1
SDO pin Open Drain Select
SDO pin BYPASS Control
BCK fs Select
Audio Data Output (CMOS Output / Open Drain Output)
Power Supply +2.5V
Power Supply +2.5V
: Input(internal pull-down), O : Output, P: +Power, G : GND
-2-
Ver.2005-01-11
NJU26902
1. Electric Characteristics
1.1 Absolute Maximum Ratings
Table1-1 Absolute Maximum Ratings
(V
SS
=0V, Ta=25℃)
Parameter
Power Supply Voltage
Symbol
V
DD
Rating
-0.3 to +3.0
Units
V
Input Pin Voltage
V
X(IN)
-0.3 to +3.6
V
1
SDO Pin Voltage *
-0.3 to V
DD
+0.3
V
V
X(O)
(CMOS Output)
SDO Pin Voltage *
2
-0.3 to +3.6
V
V
X(OD)
(Open Drain Output)
Power Dissipation
P
D
300
mW
Storage Temperature
T
stg
-40 to +125
°C
*1 This specification is applied to V
X (O)
at the SDO pin. in case of SDO_OD=
“Low”.
*2 This specification is applied to V
X (OD)
at the SDO pin. in case of SDO_OD=
“High”.
Ver.2005-01-11
-3-
NJU26902
1.2 Electric Characteristics
Table1-2 Electric Characteristics
(V
DD
=2.5V, V
SS
=0V, Ta=25℃)
Parameter
Operating V
DD
Voltage
Operating Current
Operating Temperature
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
(SDO_OD=”Low”)
Low Level Output Voltage
Open Drain Output Current
(SDO_OD=”High”)
Input Current
Input Current
(Internal Pull-up Pin)
Input Current
(Internal Pull-down Pin)
Input Capacitance
Input Rise/Fall transition Time
Symbol
V
DD
I
DD
T
OPR
V
IH
V
IL
V
OH
V
OL
I
OD
I
IN
I
IN(PU)
I
IN(PD)
C
IN
t
r
/ t
f
I
OH
= -2mA
I
OH
= -100uA
I
OL
= 2mA
I
OL
= 100uA
V
IN
= 3.3V
V
IN
= V
SS
to 3.3V
V
IN
= V
SS
to 3.3V
V
IN
= V
SS
to 3.3V
BCKI:13MHz
SDO:C
L
=25pF
Test Condition
Min.
2.25
-
-40
2.0
-
V
DD
-0.4
V
DD
-0.1
0
0
-15
-15
-100
-15
-
-
Typ.
2.5
1.0
25
-
-
-
-
-
-
-
-
-
-
10
-
Max.
2.75
-
85
3.3
0.5
V
DD
V
DD
0.4
0.1
+15
+15
+15
+200
-
100
uA
uA
uA
pF
ns
Units
V
mA
℃
V
V
V
V
!
Equivalent Circuit
VDD
PU
VDD
Input
terminal
Output
terminal
VSS
VDD
Input
terminal
VSS
PD
VSS
Input Pin
（SDI,
LRI, BCKI）
Input Pin
（Internal
Pull-up (PU) :
RESETb, MODE[1], FS,
COUNT[5], COUNT[4], COUNT[3],
COUNT[2], COUNT[1], COUNT[0],
Internal Pull-down (PD) :
MODE[0], SDO_OD,BYPASS）
Output Pin
（SDO）
Fig. 1-1 I/O Equivalent Circuits
-4-
Ver.2005-01-11
NJU26902
2. Serial Audio Data Transmitting Diagram
LRI, LRO
BCKI, BCKO
M
SB
Left Channel
Right Channel
LSB
32 Clocks
M
SB
32 Clocks
LSB
23
SDI, SDO
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Fig. 2-1 Left-Justified Data Format 64fs, 24bit Data
LRI, LRO
BCKI, BCKO
M
SB
LSB
32 Clocks
M
SB
32 Clocks
LSB
Left Channel
Right Channel
SDI, SDO
2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Fig. 2-2 Right-Justified Data Format 64fs, 24bit Data
LRI, LRO
BCKI, BCKO
M
SB
LSB
32 Clocks
M
SB
32 Clocks
LSB
Left Channel
Right Channel
SDI, SDO
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Fig. 2-3 I
2
S Data Format 64fs, 24bit Data
Ver.2005-01-11
-5-
电子竞赛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
