电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GQ0BLF033162GT

产品描述Thin Film Resistors - SMD
产品类别无源元件   
文件大小858KB,共3页
制造商TT Electronics
下载文档 详细参数 全文预览

GQ0BLF033162GT概述

Thin Film Resistors - SMD

GQ0BLF033162GT规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
TT Electronics
产品种类
Product Category
Thin Film Resistors - SMD

文档预览

下载PDF文档
Surface Mount QSOP
Resistor Networks
Resistors
QSOP Thin Film on Ceramic
Resistor Networks
QSOP Series
QSOP-C Series
Reliable, no internal cavity
High resistor density - .025" lead spacing
Standard JEDEC 16, 20, and 24 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrate
RoHS compliant and Sn/Pb terminations available
Reliable, no internal cavity
High resistor density - .025” lead spacing
IRC’s TaNSil
®
QSOP resistor networks are the perfect solution for high volume applications that demand a
Standard
board footprint. The 0.025" lead
small wiring
JEDEC 16, 20, and 24 pin packages
spacing provides higher lead density, increased component
count, lower resistor cost, and high reliability.
Ultra-stable TaN resistors on ceramic substrate
Lower crosstalk than
system on silicon provides precision tolerance, exceptional TCR tracking, low cost
The tantalum nitride film
silicon substrate types
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s
self-passivating TaNSil
®
resistor film.
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
The QSOP series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and
are high density, low crosstalk networks which combine high precision with the sta-
QSOP-C resistor networks
temperature excursions.
For applications requiring high performance resistor networks in
nitride film system.
bility and reliability associated with the self-passivating tantalum
a low cost, surface mount package, specify
IRC QSOP resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
750mW
1.0W
1.0W
100R – 150K
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.05%
Short-time Overload
±0.02%
±0.05%
100 Volts
-55°C to
+125°C
<-25dB
Low Temperature Storage
±0.03%
±0.05%
Life
±0.05%
±0.1%
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
QSOP Series Issue January 2009 Sheet 1 of 4
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
BI Technologies IRC Welwyn
http://www.ttelectronics.com/resistors
© TT Electronics plc
2.17
用FPGA实现HDMI
480296 ...
至芯科技FPGA大牛 FPGA/CPLD
怎么全盘备份Sitara Starter Kit的tf卡?
有什么办法可以整盘备份tf卡上的内容,当整盘恢复时还可以保证MLO引导文件是第一个写入tf卡的文件而且保有和原卡一样多的分区,从而保证恢复后的tf可以正常启动系统。如果能的话,就不 ......
powerxlgood 嵌入式系统
stm32 v3.5库中stm32f10x_it.c入口地址函数怎么少了?
/** ****************************************************************************** * @file Project/STM32F10x_StdPeriph_Template/stm32f10x_it.c * @author MCD Application Team * @ve ......
xulongcheng2008 stm32/stm8
PCM1801
我现在做音、视频信号的采集压缩,请教各位大侠: pcm1801 的三个时钟信号从何处取得,之间如何匹配同步? 我的想法是,时钟信号由施密特反相触发器来实现,在触发器的输入和输出端接一个电 ......
sunnyzeng1 嵌入式系统
FPGA对MCP2515的应用
各位学长、大神好, 学弟现在在做fpga的毕设课题,涉及到利用MCP2515的SPI口转CAN通讯,从而实现两个FPGA的数据通信。 有大神做过这方面的应用嘛?求一份最好是VHDL的例程 ......
张子铭 FPGA/CPLD
U盘进水了应该怎么处理,为什么?
那天听说@okhxyyo 的U盘进水了很着急,看到大家给出的主意就想搞清为什么要这样做,这样做的原理是什么,这不,在网上找到了这个: U盘自身不带电,掉进水里也不会发生短路,如能正确脱水,一 ......
eric_wang 聊聊、笑笑、闹闹

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2626  1284  1410  2097  1450  47  4  34  49  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved