电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GQ8BLF025601GAT

产品描述Thin Film Resistors - SMD
产品类别无源元件   
文件大小858KB,共3页
制造商TT Electronics
下载文档 详细参数 全文预览

GQ8BLF025601GAT概述

Thin Film Resistors - SMD

GQ8BLF025601GAT规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
TT Electronics
产品种类
Product Category
Thin Film Resistors - SMD

文档预览

下载PDF文档
Surface Mount QSOP
Resistor Networks
Resistors
QSOP Thin Film on Ceramic
Resistor Networks
QSOP Series
QSOP-C Series
Reliable, no internal cavity
High resistor density - .025" lead spacing
Standard JEDEC 16, 20, and 24 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrate
RoHS compliant and Sn/Pb terminations available
Reliable, no internal cavity
High resistor density - .025” lead spacing
IRC’s TaNSil
®
QSOP resistor networks are the perfect solution for high volume applications that demand a
Standard
board footprint. The 0.025" lead
small wiring
JEDEC 16, 20, and 24 pin packages
spacing provides higher lead density, increased component
count, lower resistor cost, and high reliability.
Ultra-stable TaN resistors on ceramic substrate
Lower crosstalk than
system on silicon provides precision tolerance, exceptional TCR tracking, low cost
The tantalum nitride film
silicon substrate types
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s
self-passivating TaNSil
®
resistor film.
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
The QSOP series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and
are high density, low crosstalk networks which combine high precision with the sta-
QSOP-C resistor networks
temperature excursions.
For applications requiring high performance resistor networks in
nitride film system.
bility and reliability associated with the self-passivating tantalum
a low cost, surface mount package, specify
IRC QSOP resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
750mW
1.0W
1.0W
100R – 150K
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.05%
Short-time Overload
±0.02%
±0.05%
100 Volts
-55°C to
+125°C
<-25dB
Low Temperature Storage
±0.03%
±0.05%
Life
±0.05%
±0.1%
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
QSOP Series Issue January 2009 Sheet 1 of 4
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
BI Technologies IRC Welwyn
http://www.ttelectronics.com/resistors
© TT Electronics plc
2.17
MSP430+NRF2401代码,第一次好好的分析
看陌生代码还是source insight方便,而且刚开始用没多久,还处于蜜月期,总觉得这工具相当不错的啦。当然,Linux平台还是vim+ctags用起来爽。调用关系显示的很清楚,只是屏幕小了点,看着确实少 ......
qinkaiabc 微控制器 MCU
FPGA运动目标跟踪
目前正在做fpga运动目标跟踪的工作,想找道友,有这方面研究经验的朋友,望你不吝赐教 qq398893820 ...
jokeboy999 FPGA/CPLD
【转帖】高频电路设计中耦合电容的重要性
正确理解AC耦合电容在高频电路设计中,经常会用到AC耦合电容,要么在芯片之间加两颗直连,要么在芯片与连接器之间加两颗。看似简单,但一切都因为信号的高速而不同。信号的高速传输使这颗电容变 ......
皇华Ameya360 电源技术
【AT-START-F403A测评】之二freeRTOS系统IAR环境时钟配置及串口DMA实现完全pri...
本帖最后由 uuxz99 于 2020-10-3 21:08 编辑 【AT-START-F403A测评】之二freeRTOS系统基于IAR环境时钟配置及串口DMA实现完全printf功能 通过上一次测评,仅实现了简单任务切换,任务中断 ......
uuxz99 国产芯片交流
FPGA与DSP综合比较
1) 内部资源 FPGA侧重于设计具有某个功能的硬件电路,内部资源是VersaTiles(Actel FPGA)之类的微小单元,FPGA的内部单元初始在编程前都是使用的是HDL语言实现硬件电路的设计描述。FPGA内部的 ......
eeleader FPGA/CPLD
DSP2833x_Headers_nonBIOS.cmd
MEMORY { PAGE 0: /* Program Memory */ PAGE 1: /* Data Memory */ DEV_EMU : origin = 0x000880, length = 0x000180 /* device emulation registers */ FLA ......
Jacktang 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 919  2288  1814  1198  2710  19  47  37  25  55 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved