电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GQ0BLF032940FT

产品描述Thin Film Resistors - SMD
产品类别无源元件   
文件大小858KB,共3页
制造商TT Electronics
下载文档 详细参数 全文预览

GQ0BLF032940FT概述

Thin Film Resistors - SMD

GQ0BLF032940FT规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
TT Electronics
产品种类
Product Category
Thin Film Resistors - SMD

文档预览

下载PDF文档
Surface Mount QSOP
Resistor Networks
Resistors
QSOP Thin Film on Ceramic
Resistor Networks
QSOP Series
QSOP-C Series
Reliable, no internal cavity
High resistor density - .025" lead spacing
Standard JEDEC 16, 20, and 24 pin packages
Ultra-stable TaNSil
®
resistors on silicon substrate
RoHS compliant and Sn/Pb terminations available
Reliable, no internal cavity
High resistor density - .025” lead spacing
IRC’s TaNSil
®
QSOP resistor networks are the perfect solution for high volume applications that demand a
Standard
board footprint. The 0.025" lead
small wiring
JEDEC 16, 20, and 24 pin packages
spacing provides higher lead density, increased component
count, lower resistor cost, and high reliability.
Ultra-stable TaN resistors on ceramic substrate
Lower crosstalk than
system on silicon provides precision tolerance, exceptional TCR tracking, low cost
The tantalum nitride film
silicon substrate types
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s
self-passivating TaNSil
®
resistor film.
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
The QSOP series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and
are high density, low crosstalk networks which combine high precision with the sta-
QSOP-C resistor networks
temperature excursions.
For applications requiring high performance resistor networks in
nitride film system.
bility and reliability associated with the self-passivating tantalum
a low cost, surface mount package, specify
IRC QSOP resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Package Power Rating @ 70°C
Rated Operating Voltage
______
(not to exceed
P x R)
Operating Temperature
Noise
100mW
50mW
16-Pin
20-Pin
24-Pin
750mW
1.0W
1.0W
100R – 150K
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
Environmental Data
Test Per
MIL-PRF-83401
Typical
Delta R
Max Delta
R
Thermal Shock
±0.02%
±0.1%
Power Conditioning
±0.03%
±0.1%
High Temperature Exposure
±0.03%
±0.05%
Short-time Overload
±0.02%
±0.05%
100 Volts
-55°C to
+125°C
<-25dB
Low Temperature Storage
±0.03%
±0.05%
Life
±0.05%
±0.1%
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
QSOP Series Issue January 2009 Sheet 1 of 4
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
BI Technologies IRC Welwyn
http://www.ttelectronics.com/resistors
© TT Electronics plc
2.17
也看日本人怎么搞物联网
智能家居之类的话题,很容易就被扯到无所不包的物联网,而这又是个让人非常厌恶的概念,就像一个已经播放了很多次的广告,结果却连“一百块都不给我”。 而只要发的帖子提到物联网之类的 ......
辛昕 嵌入式系统
关于下载的VHDL例子只有VHD文件,怎么打开?
我最近在探讨学习VHDL,就下了一些网上的例子,打开后,看到都只有VHD文件和相关的一个README.TXT,其实只想利用这个VHD文件而已,但是不知道如何打开。 想问问大侠们,是不是只能根据他命名的 ......
absq 嵌入式系统
QuartusII警告信息大解析
QuartusII警告信息大解析 在QuartusII下进行编译和仿真的时候,会出现一堆warning,有的可以忽略,有的却需要注意,虽然按F1可以了解关于该警告的帮助,但有时候帮助解释的仍然不清楚,大家群策 ......
unbj FPGA/CPLD
请教gooogleman兄一点难题
我买了个友善之臂的linux+2440+0v9650,发现图像只有1280x1024@7.5fps。慢的要死,想改成VGA30fps或者15fps的,不知道你能否共享下寄存器配置列表啊? 现在接口是BT601,CLK=24MHz,先谢过了!...
liaorentai 嵌入式系统
谁有那种可以把链接生成电子书的工具?
就是我点击一个标题,就可以到一个链接的那种软件。 嘿嘿 拜托啦 谁有贡献个 :) 准备把坛子的一些链接整理起来。...
soso 聊聊、笑笑、闹闹
仿真工作流程
设计语言完全采用verilog, 设计工具采用ModelSim + Debussy。目前我的工作平台是Windows, 使用的版本是ModelSim6.2a + Debussy5.3v9。 为了便于管理,在文件夹的管理上采用分级管理。举一个 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1196  2709  1448  1147  1415  3  26  28  18  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved