电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

C1206C183M4JACTU

产品描述Multilayer Ceramic Capacitors MLCC - SMD/SMT 16volts 18nF 20% U2J
产品类别无源元件   
文件大小1MB,共20页
制造商KEMET(基美)
官网地址http://www.kemet.com
下载文档 详细参数 全文预览

C1206C183M4JACTU在线购买

供应商 器件名称 价格 最低购买 库存  
C1206C183M4JACTU - - 点击查看 点击购买

C1206C183M4JACTU概述

Multilayer Ceramic Capacitors MLCC - SMD/SMT 16volts 18nF 20% U2J

C1206C183M4JACTU规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
KEMET(基美)
产品种类
Product Category
Multilayer Ceramic Capacitors MLCC - SMD/SMT
终端
Termination
Standard
电容
Capacitance
0.018 uF
电压额定值 DC
Voltage Rating DC
16 VDC
电介质
Dielectric
U2J
容差
Tolerance
20 %
外壳代码 - in
Case Code - in
1206
外壳代码 - mm
Case Code - mm
3216
最小工作温度
Minimum Operating Temperature
- 55 C
最大工作温度
Maximum Operating Temperature
+ 125 C
产品
Product
General Type MLCCs
系列
Packaging
Cut Tape
系列
Packaging
MouseReel
系列
Packaging
Reel
封装 / 箱体
Package / Case
1206 (3216 metric)
端接类型
Termination Style
SMD/SMT
电容-nF
Capacitance - nF
18 nF
电容-pF
Capacitance - pF
18000 pF

Class
Class 1
工厂包装数量
Factory Pack Quantity
4000

文档预览

下载PDF文档
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)
U2J Dielectric, 10 – 50 VDC
(Commercial & Automotive Grade)
Overview
KEMET U2J dielectric features a maximum operating
temperature of 125°C and is considered stable. The
Electronics Industries Alliance (EIA) characterizes U2J
dielectric as a Class I material. Components of this
classification are temperature compensating and are
suited for resonant circuit applications or those where Q
and stability of capacitance characteristics are required.
U2J is an extremely stable dielectric material that exhibits
a negligible shift in capacitance with respect to voltage
and boasts a predictable and linear change in capacitance
with reference to ambient temperature with no aging
effect. In addition, U2J dielectric extends the available
capacitance range of Class I MLCCs to achieve values
previously only available using Class II dielectric materials
like X7R, X5R, Y5V and Z5U.
U2J is not sensitive to DC Bias as compared to Class
II dielectric materials and retains over 99% of nominal
capacitance at full rated voltage. KEMET automotive grade
capacitors meet the demanding Automotive Electronics
Council's AEC–Q200 qualification requirements.
Capacitance change is limited to −750 ±120 ppm/°C from
−55°C to +125°C. These devices are lead (Pb)-free, RoHS
and REACH compliant without exception and are capable
of withstanding multiple passes through a lead (Pb)-free
solder reflow profile.
Benefits
• AEC–Q200 automotive qualified
• Up to 10x increase in capacitance versus C0G
• Extremely low effective series resistance (ESR)
• Extremely low effective series inductance (ESL)
• High ripple current capability
• Low noise solution similar to C0G
• Retains over 99% of nominal capacitance at full rated voltage
• Small predictable and linear capacitance change with respect
to temperature
• Operating temperature range of −55°C to +125°C
• Capacitance up to 470 nF
• DC voltage ratings up to 50 V
Click image above for interactive 3D content
Open PDF in Adobe Reader for full functionality
Applications
• Wireless charging
• Resonant LLC converters
• Power conversion
• Pulse circuits
High ripple current
Critical timing
Decoupling
Transient voltage suppression
One world. One KEMET
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 • 864-963-6300 • www.kemet.com
C1086_U2J • 3/9/2018
1
原来要拔掉jtag
当初用stm32时,我发现,用仿真器下载程序后,把仿真器与电脑相连那头拔掉程序就不能正常运行了。偶然的一次,我发现把jtag也拔掉,就可以了。只拔与电脑相连的usb,仿真器虽然没电了,但它的接 ......
ienglgge ARM技术
用FPGA实现对128KB,16bit数据的采集?
输入为模拟信号,查到部分FPGA内置的ADC都是12bit 达不到要求,只能先输入ADC再用FPGA采集吗?速率这么低,能直接ADC之后输入上位的M0吗?...
SsvepX FPGA/CPLD
TM4C129x 开发板关于读取MX66L51235F EEPROM的问题
在使用过程中,直接调用官方提供的API(mx66l51235f.h),但是在MX66L51235FInit(ui32SysClock);初始化时配置不过,一直停留在Reset_handler段 file:///C:\Documents and Settings\Administrat ......
LLj 微控制器 MCU
晶体收音机与运算放大器都能检测RF信号?
晶体收音机与运算放大器都能检测RF信号?对吗 ...
雨中 ADI 工业技术
下午2点微信群语音答疑:Vicor电源专家答网友的电源设计问题
活动起源:本次答疑为Vicor“脉冲负载的电源设计”主题活动结束后的彩蛋,特别邀请Vicor电源专家,从参与活动网友提出的问题中,选择至少10个问题为网友进行微信语音解答。感兴趣的网友欢迎入群 ......
EEWORLD社区 电源技术
FPGA不用的I/O引脚和时钟输入引脚怎么办?
FPGA不用的I/O引脚和时钟输入引脚怎么办? 通常一些几种解决办法: 1。 悬空,但如果是CMOS电平,不推荐上面的处理方法 2。 设置三态输入,需要程序运行,配置后起作用。 3。 没有管 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 677  824  1203  557  1804  41  56  44  37  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved