Resistance to sulphur-bearing gas (AS version only): ASTM-B-809
Voltage proof
Volts
Note: A 0.01 Ohm addition to be added to the performance of all resistors <10 Ohms.
ΔR%
ΔR%
ΔR%
ΔR%
ΔR%
1
1
1
0.25
0.25
0.25
500
ΔR%
ΔR%
Maximum
1
0.1
Zero at 155°C
0.1
0.2
0.25
0.05
0.05
0.05
Typical
0.25
0.02
Pulse Performance Data
Pulse Performance Data
Lightning Surge
Lightning surge resistors are tested in accordance with IEC 60 115-1 using both 1.2/50µs and 10/700µs pulse shapes. 10 pulses are applied. The limit of
acceptance is a shift in resistance of less than 1% from the initial value.
2512
2010
1206
0805
0603
Lightning Surge
Lightning surge resistors are tested in
accordance with IEC 60 115-1 using
both 1.2/50µs and 10/700µs pulse shapes.
10 pulses are applied. The limit of
acceptance is a shift in resistance of less
than 1% from the initial value.
2512
2010
1206
0805
0603
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
The single impulse graph is the result of 50 impulses of rectangular shape applied at one minute intervals. The limit of acceptance was a shift in
resistance of less than 1% from the initial value.
2512
2010
1206
0805
0603
Continuous Load Due to Repetitive Pulses
The continuous load graph was obtained by applying repetitive rectangular pulses where the pulse period was adjusted so that the average
power dissipated in the resistor was equal to its rated power at 70°C. Again the limit of acceptance was a shift in resistance of less than 1% from the
initial value
2512
2010
1206
0805
0603
General Note
TT Electronics reserves the right to make changes in product specification without notice or liability.
All information is subject to TT Electronics’ own data and is considered accurate at time of going to print.
WHEN s0 => DX_red<='0';NB_yellow<='0';DX_green<='1' ;NB_red<='1'; IFclk_1s'EVENT AND clk_1s='1' THEN IF CX=19 thenCX<=0; next_state<=s1; ELSeCX<=CX+ ......
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
