QUINT DIFFERENTIAL
LINE RECEIVER
FEATURES
s
Max. propagation delay of 900ps
s
Differential outputs
s
I
EE
min. of –60mA
s
Extended supply voltage option:
V
EE
= –4.2V to –5.5V
s
Voltage and temperature compensation for improved
noise immunity
s
V
BB
output for single-ended use
s
More than twice as fast as Fairchild
s
Function and pinout compatible with Fairchild F100K
s
Available in 24-pin CERPACK and 28-pin PLCC
packages
SY100S314
FINAL
DESCRIPTION
The SY100S314 offers five differential line receivers
with emitter follower outputs, designed for use in high-
performance ECL systems. For single-ended operation,
the V
BB
reference voltage is available. In the single-ended
mode, the apparent input threshold of the true inputs is
30mV higher than the threshold of the complementary
inputs.
Common mode rejection of +1.0V is achieved through
the use of active current sources. If both the true and
complement inputs are at the same potential between V
EE
and V
CC
, then the complementary outputs will take on a
logic HIGH state. Unlike the other members of the Synergy
300K family, the inputs on this device do not have pull-
down resistors.
PIN CONFIGURATIONS
O
a
O
b
O
b
D
a
BLOCK DIAGRAM
D
a
D
a
D
b
D
b
D
c
D
c
D
d
D
d
D
e
D
e
O
a
O
a
O
b
O
b
O
c
O
c
O
d
O
d
O
e
O
e
V
BB
11 10 9 8 7 6 5
D
b
D
b
V
EE
V
EES
V
BB
D
c
D
c
12
13
14
15
16
17
18
4
3
2
1
28
27
26
O
c
O
c
V
CCA
V
CC
V
CC
O
d
O
d
19 20 21 22 23 24 25
V
EES
D
e
O
e
D
d
O
e
D
d
D
e
D
a
O
a
V
EES
Top View
PLCC
J28-1
D
c
D
c
V
BB
V
EE
D
b
D
d
D
d
D
e
D
e
O
e
O
e
1
2
3
4
5
6
24 23 22 21 20 19
18
Top View
Flatpack
F24-1
17
16
15
14
D
b
D
a
D
a
O
a
O
a
O
b
O
b
13
7 8 9 10 11 12
O
d
O
d
V
CC
V
CCA
O
c
O
c
PIN NAMES
Pin
D
a
– D
e
D
a
– D
e
O
a
– O
e
O
a
– O
e
V
EES
V
CCA
Data Inputs
Inverting Data Inputs
Data Outputs
Complementary Data Outputs
V
EE
Substrate
V
CCO
for ECL Outputs
Function
Rev.: G
Amendment: /1
1
Issue Date: December 2001
Micrel
SY100S314
LOGIC EQUATION
O=D
DC ELECTRICAL CHARACTERISTICS
V
EE
= –4.2V to –5.5V unless otherwise specified, V
CC
= V
CCA
= GND
Symbol
V
DIFF
V
CM
I
IH
I
CBO
I
EE
Parameter
Input Voltage Differential
Common Mode Voltage
Input HIGH Current
Input Leakage Current
Power Supply Current
Min.
150
—
—
–10
–60
Typ.
—
—
—
—
–45
Max.
—
1.0
50
—
–30
Unit
mV
V
µA
µA
mA
Condition
Required for Full Output Swing
Permissible
±V
CM
with
Respect to V
BB
V
IN
= V
IH
(Max.), D
a
- D
e
=
V
BB
, D
a
- D
e
= V
IL
(Min.)
V
IN
= V
EE
, D
a
- D
e
= V
BB
,
D
a
- D
e
= V
IL
(Min.)
D
a
- D
e
= V
BB
, D
a
- D
e
= V
IL
(Min.)
AC ELECTRICAL CHARACTERISTICS
CERPACK
V
EE
= –4.2V to –5.5V unless otherwise specified, V
CC
= V
CCA
= GND
T
A
= 0
°
C
Symbol
t
PLH
t
PHL
t
TLH
t
THL
Parameter
Propagation Delay
Data to Output
Transition Time
20% to 80%, 80% to 20%
Min.
300
300
Max.
1000
900
T
A
= +25
°
C
Min.
300
300
Max.
1000
900
T
A
= +85
°
C
Min.
300
300
Max.
1000
900
Unit
ps
ps
Condition
PLCC
V
EE
= –4.2V to –5.5V unless otherwise specified, V
CC
= V
CCA
= GND
T
A
= 0
°
C
Symbol
t
PLH
t
PHL
t
TLH
t
THL
Parameter
Propagation Delay
Data to Output
Transition Time
20% to 80%, 80% to 20%
Min.
300
300
Max.
900
900
T
A
= +25
°
C
Min.
300
300
Max.
900
900
T
A
= +85
°
C
Min.
300
300
Max.
900
900
Unit
ps
ps
Condition
2
Micrel
SY100S314
28 LEAD PLCC (J28-1)
Rev. 03
MICREL-SYNERGY
TEL
3250 SCOTT BOULEVARD
FAX
SANTA CLARA
WEB
CA 95054 USA
+ 1 (408) 980-9191
+ 1 (408) 914-7878
http://www.micrel.com
This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or
other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.
© 2000 Micrel Incorporated
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
