Data Sheet
FEATURES
AC performance
Gain bandwidth product: 80 MHz (gain = 2)
Fast settling: 100 ns to 0.01% for a 10 V step
Slew rate: 375 V/µs
Stable at gains of 2 or greater
Full power bandwidth: 6 MHz for 20 V p-p
DC performance
Input offset voltage: 1.5 mV maximum
Input offset drift: 14 µV/°C
Input voltage noise: 9 nV/√Hz
Open-loop gain: 90 V/mV into a 499 Ω load
Output current: 100 mA minimum
Quiescent supply current: 14 mA maximum
Wideband, High Output Current
Fast Settling Op Amp
AD842
CONNECTION DIAGRAMS
NIC
NIC
BALANCE
–INPUT
+INPUT
V–
NIC
1
2
3
4
5
6
7
+
TOP VIEW
AD842
14
13
12
11
10
9
NIC
BALANCE
NIC
V+
OUTPUT
NIC
NIC
09477-001
(Not to Scale)
8
NOTES
1. NIC = NOT INTERNALLY CONNECTED.
Figure 1. PDIP (N-14) and CERDIP (Q-14)
NIC
1
BALANCE
2
–INPUT
3
NIC
4
+INPUT
5
NIC
6
–V
S
7
AD842
16
NIC
TOP VIEW
15
BALANCE
(Not to Scale)
14
+V
S
13
+
NIC
OUTPUT
NIC
NIC
NIC
09477-002
APPLICATIONS
Line drivers
DAC and ADC buffers
Video and pulse amplifiers
MIL-STD-883B parts available, see
military data sheet
12
11
10
9
NIC
8
NOTES
1. NIC = NOT INTERNALLY CONNECTED.
Figure 2. SOIC_W (RW-16)
GENERAL DESCRIPTION
The
AD842
is a member of the Analog Devices, Inc. family of
wide bandwidth operational amplifiers. This device is fabricated
using the Analog Device junction isolated complementary
bipolar (CB) process. This process permits a combination of dc
precision and wideband ac performance previously unobtain-
able in a monolithic op amp. In addition to its 80 MHz gain
bandwidth product, the
AD842
offers extremely fast settling
characteristics, typically settling to within 0.01% of final value
in less than 100 ns for a 10 V step.
The
AD842
also offers a low quiescent current of 13 mA, a high
output current drive capability (100 mA minimum), a low input
voltage noise of 9 nV√Hz, and a low input offset voltage
(1.5 mV maximum).
The 375 V/µs slew rate of the
AD842,
along with its 80 MHz
gain bandwidth product, ensures excellent performance in
video and pulse amplifier applications. This amplifier is ideally
suited for use in high frequency signal conditioning circuits and
wide bandwidth active filters. The extremely rapid settling time
of the
AD842
makes this amplifier the preferred choice for data
acquisition applications requiring 12-bit accuracy. The
AD842
is also appropriate for other applications, such as high speed
DAC and ADC buffer amplifiers and other wide bandwidth
circuitry.
PRODUCT HIGHLIGHTS
1.
The high slew rate and fast settling time of the
AD842
make it ideal for DAC and ADC buffers amplifiers, line
drivers, and all types of video instrumentation circuitry.
The
AD842
is a precision amplifier. It offers accuracy to
0.01% or better and wide bandwidth, performance
previously available only in hybrids.
Laser-wafer trimming reduces the input offset voltage of
1.5 mV maximum, thus eliminating the need for external
offset nulling in many applications.
Full differential inputs provide outstanding performance in
all standard high frequency op amp applications where the
circuit gain is 2 or greater.
2.
3.
4.
Rev. F
Document Feedback
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1988–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
AD842
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Connection Diagrams ...................................................................... 1
General Description ......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics−±15 V Operation ............................ 3
Absolute Maximum Ratings ............................................................ 4
Thermal Characteristics .............................................................. 4
ESD Caution .................................................................................. 4
Metalization Photograph ............................................................. 4
Data Sheet
Typical Performance Characteristics ..............................................5
Theory of Operation .........................................................................9
Offset Nulling ................................................................................9
Settling Time ..................................................................................9
Grounding and Bypassing ......................................................... 10
Capacitive Load Driving Ability............................................... 10
Using a Heat Sink ....................................................................... 10
Terminated Line Driver ............................................................. 10
Overdrive Recovery ................................................................... 11
Outline Dimensions ....................................................................... 12
Ordering Guide .......................................................................... 13
REVISION HISTORY
2/14—Rev. E to Rev. F
Updated Format .................................................................. Universal
Deleted 20-Terminal LCC and 12-Pin TO-8 .................. Universal
Changed NC Pin to NIC Pin Throughout .................................... 1
Changes to Features, General Description, Connection
Diagrams, and Product Highlights Sections ................................. 1
Changes to Table 1 ............................................................................ 3
Changes to Table 2, Thermal Characteristics Section, Table 3,
and Figure 3 ....................................................................................... 4
Changes to Figure 11, Figure 13, Figure 14, and Figure 15 ........ 6
Changes to Figure 18.........................................................................7
Changes to Figure 22 Caption, Figure 23 Caption, Figure 24,
and Figure 27......................................................................................8
Changes to Figure 28.........................................................................9
Changes to Using a Heat Sink Section and Figure 32................ 10
Changes to Figure 34...................................................................... 11
Updated Outline Dimensions ....................................................... 12
Added Ordering Guide .................................................................. 13
3/00—Rev. D to Rev. E
Rev. F | Page 2 of 16
Data Sheet
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—±15 V OPERATION
AD842
T
A
= 25°C, unless otherwise specified. All minimum and maximum specifications are guaranteed. Specifications shown in
boldface
are
tested on all production units.
Table 1.
Parameter
INPUT OFFSET VOLTAGE
2
Offset Drift
INPUT BIAS CURRENT
T
MIN
to T
MAX
Input Offset Current
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
INPUT VOLTAGE RANGE
Common Mode
Common-Mode Rejection
INPUT VOLTAGE NOISE
Wideband Noise
OPEN-LOOP GAIN
T
MIN
to T
MAX
Differential mode
Test Conditions/
Comments
T
MIN
to T
MAX
AD842JN/AD842JQ/AD842JR
1
Min
Typ
Max
0.5
1.5
2.5/2.5/3
14
4.2
8
10
0.1
0.4
0.5
100
2.0
±10
86
80
±10
90
86
AD842KN/AD842KQ
Min
Typ
Max
0.3
1.0
1.5
14
3.5
5
6
0.05
0.2
0.3
100
2.0
±10
86
80
AD842SQ
Min
Typ
Max
0.5
1.5
3.5
14
4.2
8
12
0.1
0.4
0.6
100
2.0
Unit
mV
mV
µV/°C
µA
µA
µA
µA
kΩ
pF
V
dB
dB
nV/√Hz
µV rms
V/mV
V/mV
V
mA
Ω
MHz
MHz
ns
%
V/µs
ns
ns
%
Degree
V
V
mA
mA
dB
dB
V
CM
= ±10 V
T
MIN
to T
MAX
f = 1 kHz
10 Hz to 10 MHz
V
OUT
= ±10 V
R
LOAD
≥ 499 Ω
T
MIN
to T
MAX
R
LOAD
≥ 499 Ω
V
OUT
= ±10 V
Open loop
V
OUT
= 90 mV,
A
VCL
= 2
V
OUT
= 20 V p-p,
R
LOAD
≥ 499 Ω
A
VCL
= −2
A
VCL
= −2
A
VCL
= −2
10 V step
To 0.1%
To 0.01%
f = 4.4 MHz
f = 4.4 MHz
115
9
28
115
9
28
115
9
28
40/40/30
20/20/15
±10
100
90
50
25
±10
100
90
40
20
±10
100
90
OUTPUT CHARACTERISTICS
Voltage
Current
FREQUENCY RESPONSE
Gain Bandwidth Product
Full Power Bandwidth
3
Rise Time
Overshoot
Slew Rate
Settling Time
4
5
80
4.7
6
10
20
375
80
100
0.015
0.035
±15
±5
13/13/14
±18
14/14/16
16/16/19.5
±5
4.7
5
80
6
10
20
375
80
100
0.015
0.035
±15
13
90
86
105
±18
14
16
±5
4.7
5
80
6
10
20
375
80
100
0.015
0.035
±15
13
86
80
100
±18
14
19
300
300
300
Differential Gain
Differential Phase
POWER SUPPLY
Rated Performance
Operating Range
Quiescent Current
Power Supply Rejection
Ratio
T
MIN
to T
MAX
±V
S
= ±5 V to
±18 V
T
MIN
to T
MAX
86
80
100
1
2
AD842JR
specifications differ from those of the
AD842JN
and
AD842JQ
due to the thermal characteristics of the SOIC package.
Input offset voltage specifications are guaranteed after 5 minutes at T
A
= 25°C.
3
Full power bandwidth = slew rate/2 π V peak.
4
Refer to Figure 29 and Figure 30.
Rev. F | Page 3 of 16
AD842
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Supply Voltage
Internal Power Dissipation
1
PDIP (N-14), SOIC_W (RW-16)
CERDIP (Q-14)
Input Voltage
Differential Input Voltage
Operating Temperature Range
CERDIP (Q-14,
AD842SQ
Only)
PDIP (N-14), SOIC_W (RW-16),
CERDIP (Q-14,
AD842JQ
and
AD842KQ
Only)
Storage Temperature Range
CERDIP (Q-14, All Models)
PDIP (N-14), SOIC_W (RW-16)
Junction Temperature
Lead Temperature (Soldering 60 sec)
1
Data Sheet
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
Rating
±18 V
1.3 W
1.1 W
±V
S
±6 V
−55°C to +125°C
0°C to 70°C
THERMAL CHARACTERISTICS
Table 3.
Package
14-Lead PDIP
14-Lead CERDIP
16-Lead SOIC_W
θ
JC
30
30
30
θ
JA
100
110
100
θ
SA
38
Unit
°C/W
°C/W
°C/W
−65°C to +150°C
−65°C to +125°C
175°C
300°C
ESD CAUTION
Maximum internal power dissipation is specified so that T
J
does not exceed
150°C at an ambient temperature of 25°C.
METALIZATION PHOTOGRAPH
0.106 (2.68)
BALANCE
BALANCE
–INPUT
V+
0.067
(1.69)
OUTPUT
Figure 3. Contact Factory for Latest Dimensions,
Dimensions Shown in Inches and (Millimeters)
Rev. F | Page 4 of 16
09477-003
+INPUT
V–
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
T
A
= 25°C and V
S
= ±15 V, unless otherwise noted.
20
18
AD842
INPUT COMMON-MODE RANGE (V)
15
QUIESCENT CURRENT (mA)
09477-004
16
10
V
IN
5
14
12
0
5
10
15
SUPPLY VOLTAGE (±V)
20
0
5
10
15
SUPPLY VOLTAGE (±V)
20
Figure 4. Input Common-Mode Range vs. Supply Voltage
20
Figure 7. Quiescent Current vs. Supply Voltage
–5
OUTPUT VOLTAGE SWING (V)
15
INPUT BIAS CURRENT (µA)
–4
10
±V
OUT
–3
5
0
5
10
15
SUPPLY VOLTAGE (±V)
20
09477-005
0
–40
–20
0
20
40
60
80
TEMPERATURE (°C)
100
120
140
Figure 5. Output Voltage Swing vs. Supply Voltage
30
Figure 8. Input Bias Current vs. Temperature
100
25
OUTPUT VOLTAGE SWING (V p-p)
20
15
OUTPUT IMPEDANCE (Ω)
±15V SUPPLIES
10
1
10
0.1
5
09477-006
10
100
1k
LOAD RESISTANCE (Ω)
10k
100k
1M
FREQUENCY (Hz)
10M
100M
Figure 6. Output Voltage Swing vs. Load Resistance
Figure 9. Output Impedance vs. Frequency
Rev. F | Page 5 of 16
09477-009
0
0.01
10k
09477-008
–2
–60
09477-007
0
10
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
