Advanced Power MOSFET
FEATURES
Avalanche Rugged Technology
Rugged Gate Oxide Technology
Lower Input Capacitance
Improved Gate Charge
Extended Safe Operating Area
175
C
Operating Temperature
Lower Leakage Current : 10
µ
A (Max.) @ V
DS
= 100V
Lower R
DS(ON)
: 0.032
Ω
(Typ.)
Ο
IRF550A
BV
DSS
= 100 V
R
DS(on)
= 0.04
Ω
I
D
= 40 A
TO-220
1
2
3
1.Gate 2. Drain 3. Source
Absolute Maximum Ratings
Symbol
V
DSS
I
D
I
DM
V
GS
E
AS
I
AR
E
AR
dv/dt
P
D
T
J
, T
STG
T
L
Characteristic
Drain-to-Source Voltage
Continuous Drain Current (T
C
=25
C
)
Ο
Value
100
40
28.3
1
O
2
O
1
O
1
O
3
O
Ο
Units
V
A
A
V
mJ
A
mJ
V/ns
W
W/
C
Ο
Continuous Drain Current (T
C
=100
C
)
Drain Current-Pulsed
Gate-to-Source Voltage
Single Pulsed Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Total Power Dissipation (T
C
=25
C
)
Ο
160
+
20
_
640
40
16.7
6.5
167
1.11
- 55 to +175
Linear Derating Factor
Operating Junction and
Storage Temperature Range
Maximum Lead Temp. for Soldering
Purposes, 1/8” from case for 5-seconds
Ο
C
300
Thermal Resistance
Symbol
R
θ
JC
R
θ
CS
R
θ
JA
Characteristic
Junction-to-Case
Case-to-Sink
Junction-to-Ambient
Typ.
--
0.5
--
Max.
0.9
--
62.5
Ο
Units
C
/W
Rev. B
©1999 Fairchild Semiconductor Corporation
IRF550A
Ο
N-CHANNEL
POWER MOSFET
Electrical Characteristics
(T
C
=25
C
unless otherwise specified)
Symbol
BV
DSS
∆
BV/
∆
T
J
V
GS(th)
I
GSS
I
DSS
R
DS(on)
g
fs
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
t
f
Q
g
Q
gs
Q
gd
Characteristic
Drain-Source Breakdown Voltage
Breakdown Voltage Temp. Coeff.
Gate Threshold Voltage
Gate-Source Leakage , Forward
Gate-Source Leakage , Reverse
Drain-to-Source Leakage Current
Static Drain-Source
On-State Resistance
Forward Transconductance
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Total Gate Charge
Gate-Source Charge
Gate-Drain(“Miller”) Charge
Min. Typ. Max. Units
100
--
2.0
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
0.11
--
--
--
--
--
--
27.44
420
185
17
20
80
45
75
13.2
34.8
--
--
4.0
100
-100
10
100
0.04
--
485
215
50
50
160
100
97
--
--
nC
ns
µ
A
Ω
Ω
pF
V
V/
C
V
nA
Ο
Test Condition
V
GS
=0V,I
D
=250
µ
A
I
D
=250
µ
A
See Fig 7
V
DS
=5V,I
D
=250
µ
A
V
GS
=20V
V
GS
=-20V
V
DS
=100V
V
DS
=80V,T
C
=150
C
V
GS
=10V,I
D
=20A
V
DS
=40V,I
D
=20A
4
O
4
O
Ο
1750 2270
V
GS
=0V,V
DS
=25V,f =1MHz
See Fig 5
V
DD
=50V,I
D
=40A,
R
G
=6.2
Ω
See Fig 13
V
DS
=80V,V
GS
=10V,
I
D
=40A
See Fig 6 & Fig 12
4
5
OO
4
5
OO
Source-Drain Diode Ratings and Characteristics
Symbol
I
S
I
SM
V
SD
t
rr
Q
rr
Characteristic
Continuous Source Current
Pulsed-Source Current
Diode Forward Voltage
Reverse Recovery Time
Reverse Recovery Charge
1
O
4
O
Min. Typ. Max. Units
--
--
--
--
--
--
--
--
135
0.65
40
160
1.6
--
--
A
V
ns
µ
C
Test Condition
Integral reverse pn-diode
in the MOSFET
T
J
=25
C
,I
S
=40A,V
GS
=0V
T
J
=25
C
,I
F
=40A
di
F
/dt=100A/
µ
s
4
O
Ο
Ο
Notes ;
1
O
Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
2
O
L=0.6mH, I
AS
=40A, V
DD
=25V, R
G
=27
Ω
, Starting T
J
=25
oo
C
3
_
_
_
O
I
SD
<
40A, di/dt
<
470A/
µ
s, V
DD
<
BV
DSS
, Starting T
J
=25 C
_
s,
4
Pulse Test : Pulse Width = 250
µ
Duty Cycle
<
2%
O
5
O
Essentially Independent of Operating Temperature
N-CHANNEL
POWER MOSFET
Fig 1. Output Characteristics
[A]
[A]
10
2
V
GS
15V
10 V
8.0 V
7.0 V
6.0 V
5.5 V
5.0 V
Bottom : 4.5 V
Top :
IRF550A
Fig 2. Transfer Characteristics
10
2
I
D
, Drain Current
I
D
, Drain Current
175
o
C
10
1
10
1
25
o
C
@ Notes :
1. V = 0 V
GS
2. V = 40 V
DS
3. 250
µ
s Pulse Test
6
8
10
10
0
@ Notes :
1. 250
µ
s Pulse Test
2. T = 25
o
C
C
10
0
10
1
- 55
o
C
10
0
10
-1
2
4
V
DS
, Drain-Source Voltage [V]
[A]
V
GS
, Gate-Source Voltage [V]
Fig 3. On-Resistance vs. Drain Current
R
DS(on)
, [ ]
Ω
Drain-Source On-Resistance
00
.6
Fig 4. Source-Drain Diode Forward Voltage
1
2
0
00
.5
V
GS
= 1 V
0
00
.4
00
.3
V = 20 V
GS
I
DR
, Reverse Drain Current
1
1
0
00
.2
00
.1
@ N t : T
J
= 2
o
C
oe
5
00
.0
0
25
5
0
75
10
0
15
2
10
5
15
7
1 5
o
C
7
2
o
C
5
1
0
0
04
.
06
.
08
.
10 12
.
.
14
.
16
.
@Nts:
oe
1 V
GS
= 0 V
.
2 2 0
µ
s P l e T s
. 5
us et
18
.
20
.
22
.
24 26
.
.
28
.
I
D
, Drain Current [A]
V
SD
, Source-Drain Voltage [V]
Fig 5. Capacitance vs. Drain-Source Voltage
30
00
C
iss
= C
gs
+ C ( C
ds
= s o t d )
hre
gd
C
oss
= C
ds
+ C
gd
C
rss
= C
gd
Fig 6. Gate Charge vs. Gate-Source Voltage
[V]
V
DS
= 2 V
0
0
V =5 V
DS
V
DS
= 8 V
0
[pF]
Capacitance
20
00
C
oss
@Nts:
oe
1 V
GS
= 0 V
.
2 f=1Mz
.
H
V
GS
, Gate-Source Voltage
C
iss
1
0
5
10
00
C
rss
@Nts:I =00A
oe
D
4.
0
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
8
0
0
0
1
0
1
10
V
DS
, Drain-Source Voltage [V]
Q
G
, Total Gate Charge [nC]
IRF550A
BV
DSS
, (Normalized)
Drain-Source Breakdown Voltage
N-CHANNEL
POWER MOSFET
Fig 8. On-Resistance vs. Temperature
R
DS(on)
, (Normalized)
Drain-Source On-Resistance
3.0
Fig 7. Breakdown Voltage vs. Temperature
1.2
2.5
1.1
2.0
1.0
1.5
1.0
@ Notes :
1. V = 10 V
GS
2. I = 20.0 A
D
0.9
@ Notes :
1. V = 0 V
GS
2. I = 250
µ
A
D
0.5
0.8
-75
-50
-25
0
25
50
75
100
T
J
, Junction Temperature [ C]
125
o
150
175
200
0.0
-75
-50
-25
0
25
50
75
100
T
J
, Junction Temperature [ C]
125
o
150
175
200
Fig 9. Max. Safe Operating Area
3
10
Fig 10. Max. Drain Current vs. Case Temperature
50
[A]
Operation in This Area
is Limited by R
DS(on)
2
10
[A]
100
µ
s
1 ms
10 ms
I
D
, Drain Current
I
D
, Drain Current
10
µ
s
40
30
1
10
DC
20
0
10
@ Notes :
1. T = 25
o
C
C
2. T = 175
o
C
J
3. Single Pulse
10
10
-1
0
10
1
10
10
2
0
25
50
75
100
125
150
175
V
DS
, Drain-Source Voltage [V]
T
c
, Case Temperature [
o
C]
Fig 11. Thermal Response
Thermal Response
10
0
D=0.5
0.2
10
- 1
0.1
0.05
0.02
0.01
10
- 2
10
- 5
10
- 4
10
- 3
10
- 2
10
- 1
10
0
10
1
@ Notes :
1. Z
θ
J C
(t)=0.9
o
C/W Max.
2. Duty Factor, D=t /t
2
1
3. T
J M
-T
C
=P
D M
*Z
θ
J C
(t)
Z
JC
(t) ,
P
DM
single pulse
t
1
t
2
θ
t
1
, Square Wave Pulse Duration
[sec]
N-CHANNEL
POWER MOSFET
Fig 12. Gate Charge Test Circuit & Waveform
IRF550A
“ Current Regulator ”
50K
Ω
12V
200nF
300nF
Same Type
as DUT
V
GS
Q
g
10V
V
DS
V
GS
DUT
3mA
Q
gs
Q
gd
R
1
Current Sampling (I
G
)
Resistor
R
2
Current Sampling (I
D
)
Resistor
Charge
Fig 13. Resistive Switching Test Circuit & Waveforms
R
L
V
out
V
in
R
G
DUT
10V
V
in
10%
V
out
V
DD
( 0.5 rated V
DS
)
90%
t
d(on)
t
on
t
r
t
d(off)
t
off
t
f
Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms
L
L
V
DS
Vary t
p
to obtain
required peak I
D
BV
DSS
1
2
--------------------
E
AS
= ---- L
L
I
AS
2
BV
DSS
-- V
DD
BV
DSS
I
AS
C
V
DD
V
DD
t
p
I
D
R
G
DUT
10V
t
p
I
D
(t)
V
DS
(t)
Time
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
