). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed
copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is
not required to ensure adequate bottom side solder interconnection.
c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 71643
S-61086–Rev. F, 19-Jun-06
www.vishay.com
1
Si7904DN
Vishay Siliconix
SPECIFICATIONS
T
J
= 25 °C, unless otherwise noted
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
Drain-Source On-State Resistance
a
Forward Transconductance
a
Diode Forward Voltage
a
Dynamic
b
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Turn-Off DelayTime
Fall Time
Source-Drain Reverse Recovery Time
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
t
rr
I
F
= 2.3 A, di/dt = 100 A/µs
V
DD
= 10 V, R
L
= 10
Ω
I
D
≅
1 A, V
GEN
= 4.5 V, R
G
= 6
Ω
V
DS
= 10 V, V
GS
= 4.5 V, I
D
= 7.7 A
10.2
1.3
2.4
15
50
60
45
40
23
75
90
68
80
ns
15
nC
V
GS(th)
I
GSS
I
DSS
I
D(on)
r
DS(on)
g
fs
V
SD
V
DS
= V
GS
, I
D
= 935 µA
V
DS
= 0 V, V
GS
= ± 8 V
V
DS
= 20 V, V
GS
= 0 V
V
DS
= 20 V, V
GS
= 0 V, T
J
= 85 °C
V
DS
≥
5 V, V
GS
= 4.5 V
V
GS
= 4.5 V, I
D
= 7.7 A
V
GS
= 2.5 V, I
D
= 7.0 A
V
GS
= 1.8 V, I
D
= 1 A
V
DS
= 10 V, I
D
= 7.7 A
I
S
= 2.3 A, V
GS
= 0 V
20
0.025
0.030
0.037
23
0.70
1.2
0.030
0.036
0.045
S
V
Ω
0.45
1.0
± 100
1
5
µA
A
V
nA
Symbol
Test Conditions
Min
Typ
Max
Unit
Notes
a. Pulse test; pulse width
≤
300 µs, duty cycle
≤
2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Tech-
nology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability
data, see
http://www.vishay.com/ppg?71643.
www.vishay.com
4
Document Number: 71643
S-61086–Rev. F, 19-Jun-06
Legal Disclaimer Notice
Vishay
Notice
Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc.,
or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied, by
estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's
terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express
or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness
for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify Vishay for any damages resulting from such improper use or sale.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
