19-2003; Rev 0; 4/01
800Mbps LVDS/LVPECL-to-LVDS 2 x 2
Crosspoint Switch
General Description
The MAX9152 2 x 2 crosspoint switch is designed for
applications requiring high speed, low power, and low-
noise signal distribution. This device includes two
LVDS/LVPECL inputs, two LVDS outputs, and two logic
inputs that set the internal connections between differ-
ential inputs and outputs.
The MAX9152 can be programmed to connect any
input to either or both outputs, allowing it to be used in
the following configurations: 2
✕
2 crosspoint switch, 2:1
mux, 1:2 demux, 1:2 splitter, or dual repeater. This flexi-
bility makes the MAX9152 ideal for protection switching
in fault-tolerant systems, loopback switching for diag-
nostics, fanout buffering for clock/data distribution, and
signal regeneration for communication over extended
distances.
Ultra-low 120ps
PK-PK
(max) PRBS jitter ensures reliable
communications in high-speed links that are highly sen-
sitive to timing error, especially those incorporating
clock-and-data recovery, or serializers and deserializ-
ers. The high-speed switching performance guarantees
an 800Mbps data rate and less than 50ps (max) skew
between channels.
LVDS inputs and outputs are compatible with the
TIA/EIA-644 LVDS standard. The LVDS inputs are
designed to also accept LVPECL signals directly, and
PECL signals with an attenuation network. The LVDS
outputs are designed to drive 75Ω or 100Ω loads, and
feature a selectable differential output resistance to
minimize reflections.
The MAX9152 is available in 16-pin TSSOP and SO
packages, and consumes only 109mW while operating
from a single +3.3V supply over the -40°C to +85°C
temperature range.
o
Pin-Programmable Configuration
2 x 2 Crosspoint Switch
2:1 Mux
1:2 Demux
1:2 Splitter
Dual Repeater
o
Ultra-Low 120ps
PK-PK
(max) Jitter with 800Mbps,
PRBS = 2
23
-1 Data Pattern
o
Low 50ps (max) Channel-to-Channel Skew
o
109mW Power Dissipation
o
Compatible with ANSI TIA/EIA-644 LVDS Standard
o
Inputs Accept LVDS/LVPECL Signals
o
LVDS Output Rated for 75Ω and 100Ω Loads
o
Pin-Programmable Differential Output Resistance
o
Pin-Compatible Upgrade to DS90CP22
(SO Package)
o
Available in 16-Pin TSSOP Package
(Half the Size of SO)
Features
MAX9152
Ordering Information
PART
MAX9152ESE
MAX9152EUE
TEMP. RANGE
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
16 SO
16 TSSOP
Pin Configuration appears at end of data sheet.
Functional Diagram
OUT0+
OUT0-
OUT1+
OUT1-
Applications
Cell Phone Base Stations
Add/Drop Muxes
Digital Crossconnects
DSLAMs
Network Switches/Routers
Protection Switching
Loopback Diagnostics
Clock/Data Distribution
Cable Repeaters
MAX9152
EN0
EN1
SEL0
0
1
0
1
SEL1
IN0+
IN0-
IN1+
IN1-
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
800Mbps LVDS/LVPECL-to-LVDS 2 x 2
Crosspoint Switch
MAX9152
ABSOLUTE MAXIMUM RATINGS
V
CC
to GND ...........................................................-0.3V to +4.0V
IN_+, IN_-, OUT_+, OUT_- to GND .......................-0.3V to +4.0V
EN_, SEL_, NC/RSEL to GND.....................-0.3V to (V
CC
+ 0.3V)
Short-Circuit Duration (OUT_+, OUT_-) .....................Continuous
Continuous Power Dissipation (T
A
= +70°C)
16-Pin SO (derate 8.7mW/°C above +70°C)................696mW
16-Pin TSSOP (derate 9.4mW/°C above +70°C) .........755mW
Storage Temperature Range .............................-65°C to +150°C
Junction Temperature ......................................................+150°C
Operating Temperature Range ...........................-40°C to +85°C
Lead Temperature (soldering, 10s) .................................+300°C
ESD Protection
Human Body Model, IN_+, IN_-, OUT_+, OUT_-........... ±7kV
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(V
CC
= +3.0V to +3.6V, NC/RSEL = open for R
L
= 75Ω ±1%, NC/RSEL = high for R
L
= 100Ω ±1%, differential input voltage |V
ID
| =
0.1V to V
CC
, input voltage (V
IN+
, V
IN-
) = 0 to V
CC
, EN_ = high, SEL0 = low, SEL1 = high, and T
A
= -40°C to +85°C. Typical values at
V
CC
= +3.3V, |V
ID
| = 0.2V, input common-mode voltage V
CM
= 1.2V, T
A
= +25°C, unless otherwise noted.) (Note 1)
PARAMETER
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
NC/RSEL INPUT
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
DIFFERENTIAL INPUTS (IN_+, IN_-)
Differential Input High Threshold
Differential Input Low Threshold
Input Current
LVDS OUTPUTS (OUT_+, OUT_-)
Differential Output Impedance
(Note 2)
Differential Output Voltage
Change in Magnitude of V
OD
Between Complementary Output
States
Offset Common-Mode Voltage
Change in Magnitude of V
OS
Between Complementary Output
States
R
DIFF
V
OD
NC/RSEL = low or open
NC/RSEL = high
R
L
= 75Ω, NC/RSEL = open, Figure 1
R
L
= 100Ω, NC/RSEL = high, Figure 1
R
L
= 75Ω, NC/RSEL = open, Figure 1
25
R
L
= 100Ω, NC/RSEL = high, Figure 1
R
L
= 75Ω, NC/RSEL = open, Figure 1
R
L
= 100Ω, NC/RSEL = high, Figure 1
R
L
= 75Ω, NC/RSEL = open, Figure 1
25
R
L
= 100Ω, NC/RSEL = high, Figure 1
mV
1.150
1.430
V
mV
60
85
280
90
122
382
118
155
470
Ω
mV
V
TH
V
TL
V
IN+
= V
CC
or 0, V
IN-
= V
CC
or 0
I
IN+,
I
IN-
V
I N +
= 3. 6 V o r 0 , V
I N -
= 3 . 6 V or 0 ,
V
CC
= 0
-100
-1
-1
1
1
µA
100
mV
mV
V
IH
V
IL
I
IH
I
IL
V
IN
= V
CC
or 2.0V
V
IN
= 0 or 0.8V
2.0
GND
0
-10
V
CC
0.8
20
10
V
V
µA
µA
SYMBOL
V
IH
V
IL
I
IH
I
IL
V
IN
= V
CC
or 2.0V
V
IN
= 0 or 0.8V
CONDITIONS
MIN
2.0
GND
0
-10
TYP
MAX
V
CC
0.8
20
10
UNITS
V
V
µA
µA
LVCMOS/LVTTL INPUTS (EN_, SEL_)
∆V
OD
V
OS
∆V
OS
2
_______________________________________________________________________________________
800Mbps LVDS/LVPECL-to-LVDS 2 x 2
Crosspoint Switch
DC ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= +3.0V to +3.6V, NC/RSEL = open for R
L
= 75Ω ±1%, NC/RSEL = high for R
L
= 100Ω ±1%, differential input voltage |V
ID
| =
0.1V to V
CC
, input voltage (V
IN+
, V
IN-
) = 0 to V
CC
, EN_ = high, SEL0 = low, SEL1 = high, and T
A
= -40°C to +85°C. Typical values at
V
CC
= +3.3V, |V
ID
| = 0.2V, input common-mode voltage V
CM
= 1.2V, T
A
= +25°C, unless otherwise noted.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
V
ID
= +100mV, V
OUT_+
= 0, other output
open
Output Short-Circuit Current
I
OS
-12
V
ID
= -100mV, V
OUT_-
= 0,
other output open
V
ID
= +100mV, V
OUT_+
= 0, V
OUT_-
= 0
V
ID
= -100mV, V
OUT_+
= 0, V
OUT_-
= 0
Disabled, V
OUT_+
= V
CC
or 0,
V
OUT_-
= V
CC
or 0
V
CC
= 0, V
OUT_+
= 3.6V or 0,
V
OUT_-
= 3.6V or 0
R
L
= 75Ω, C
L
= 5pF, enabled, quiescent,
Figure 5
R
L
= 100Ω, C
L
= 5pF, enabled, quiescent,
Figure 5
Supply Current
I
CC
R
L
= 75Ω, C
L
= 5pF, enabled, switching
at 400MHz (800Mbps), Figure 5 (Note 2)
R
L
= 100Ω, C
L
= 5pF, enabled, switching
at 400MHz (800Mbps), Figure 5 (Note 2)
High-Z Supply Current
I
CCZ
Disabled
-1
-1
-12
-20
1
1
mA
µA
µA
-20
mA
MIN
TYP
MAX
UNITS
MAX9152
Both Output Short-Circuit Current
Output High-Z Current
Power-Off Output Current
SUPPLY CURRENT
I
OSB
I
OZ+
, I
OZ-
I
OFF+
, I
OFF-
38
33
58
52
15
55
50
mA
70
65
25
mA
AC ELECTRICAL CHARACTERISTICS
(V
CC
= +3.0V to +3.6V, NC/RSEL = open for R
L
= 75Ω ±1%, NC/RSEL = high for R
L
= 100Ω ±1%, C
L
= 5pF, differential input voltage
|V
ID
| = 0.15V to V
CC
, EN_ = high, SEL0 = low, SEL1 = high, differential input transition time = 0.6ns (20% to 80%), input voltage
(V
IN+
, V
IN-
) = 0 to V
CC
, LVCMOS/LVTTL inputs = 0 to 3V with 2ns (10% to 90%) transition times, T
A
= -40°C to +85°C. Typical values
at V
CC
= +3.3V, |V
ID
| = 0.2V, V
CM
= 1.2V, T
A
= +25°C, unless otherwise noted.) (Notes 3, 4)
PARAMETER
Input to SEL Setup Time (Note 5)
Input to SEL Hold Time (Note 5)
SEL to Switched Output
Disable Time High to Z
Disable Time Low to Z
Enable Time Z to High
Enable Time Z to Low
Propagation Low-to-High Delay
Propagation High-to-Low Delay
SYMBOL
t
SET
t
HOLD
t
SWITCH
t
PHZ
t
PLZ
t
PZH
t
PZL
t
PLHD
t
PHLD
Figures 2, 3
Figures 2, 3
Figures 2, 3
Figure 4
Figure 4
Figure 4
Figure 4
Figures 5, 6
V
CC
= +3.3V, T
A
= +25°C; Figures 5, 6
Figures 5, 6
V
CC
= +3.3V, T
A
= +25°C; Figures 5, 6
1.7
2.0
1.7
2.0
2.3
2.3
2.3
2.3
CONDITIONS
MIN
0.4
0.6
1.8
2.5
3.5
3.8
3.8
3.2
3.2
3.4
2.9
3.4
2.9
TYP
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
_______________________________________________________________________________________
3
800Mbps LVDS/LVPECL-to-LVDS 2 x 2
Crosspoint Switch
MAX9152
AC ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= +3.0V to +3.6V, NC/RSEL = open for R
L
= 75Ω ±1%, NC/RSEL = high for R
L
= 100Ω ±1%, C
L
= 5pF, differential input voltage
|V
ID
| = 0.15V to V
CC
, EN_ = high, SEL0 = low, SEL1 = high, differential input transition time = 0.6ns (20% to 80%), input voltage
(V
IN+
, V
IN-
) = 0 to V
CC
, LVCMOS/LVTTL inputs = 0 to 3V with 2ns (10% to 90%) transition times, T
A
= -40°C to +85°C. Typical values
at V
CC
= +3.3V, |V
ID
| = 0.2V, V
CM
= 1.2V, T
A
= +25°C, unless otherwise noted.) (Notes 3, 4)
PARAMETER
Pulse Skew |t
PLHD
-t
PHLD
| (Note 6)
Output Channel-to-Channel Skew
Output Low-to-High Transition
Time (20% to 80%)
Output High-to-Low Transition
Time (20% to 80%)
SYMBOL
t
SKEW
t
CCS
t
LHT
t
HLT
Figures 5, 6
Figures 5, 7
Figures 5, 6
Figures 5, 6
V
ID
= 200mV, V
CM
= 1.2V, 50% duty
cycle, 800Mbps, input transition time =
600ps (20% to 80%)
V
ID
= 200mV, V
CM
= 1.2V, PRBS = 2
23
- 1
data pattern, 800Mbps, input transition
time = 600ps (20% to 80%)
160
160
CONDITIONS
MIN
TYP
25
20
270
270
MAX
90
50
480
480
UNITS
ps
ps
ps
ps
10
30
ps
LVDS Data Path Peak-to-Peak
Jitter (Note 7)
t
JIT
65
120
Note 1:
Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground
except V
TH
, V
TL
, V
ID
, V
OD
, and
∆V
OD
.
Note 2:
Guaranteed by design and characterization, not production tested.
Note 3:
AC parameters are guaranteed by design and characterization.
Note 4:
C
L
includes scope probe and test jig capacitance.
Note 5:
t
SET
and t
HOLD
time specify that data must be in a stable state before and after the SEL transition.
Note 6:
t
SKEW
is the magnitude difference of differential propagation delay over rated conditions; t
SKEW
= |t
PHLD
- t
PLHD
|.
Note 7:
Specification includes test equipment jitter.
Typical Operating Characteristics
(V
CC
= +3.3V, R
L
= 100Ω, NC/RSEL = high, C
L
= 5pF, input transition time = 600ps (20% to 80%), V
ID
= 200mV, PRBS = 2
23
- 1 data
pattern, V
CM
= +1.2V, T
A
= +25°C, unless otherwise noted.)
DIFFERENTIAL OUTPUT EYE PATTERN
IN 1:2 SPLITTER MODE AT 800Mbps
MAX9152 toc01
DIFFERENTIAL
OUTPUT VOLTAGE vs. LOAD
DIFFERENTIAL OUTPUT VOLTAGE (mV)
MAX9152 toc02
SUPPLY CURRENT vs. DATA RATE
MAX9152 toc03
650
NC/RSEL = LOW OR OPEN
40
550
38
SUPPLY CURRENT (mA)
450
NC/RSEL = HIGH
350
36
34
250
32
150
CONDITIONS: 3.3V, PRBS = 2
23
-1 DATA PATTERN,
|V
ID
| = 200mV, V
CM
= +1.2V
HORIZONTAL SCALE = 200ps/div
VERTICAL SCALE = 100mV/div
50
75
100
125
150
175
200
LOAD RESISTOR (Ω)
30
100
200
300
400
500
600
700
800
DATA RATE (Mbps)
4
_______________________________________________________________________________________
800Mbps LVDS/LVPECL-to-LVDS 2 x 2
Crosspoint Switch
Typical Operating Characteristics (continued)
(V
CC
= +3.3V, R
L
= 100Ω, NC/RSEL = high, C
L
= 5pF, input transition time = 600ps (20% to 80%), V
ID
= 200mV, PRBS = 2
23
- 1 data
pattern, V
CM
= +1.2V, T
A
= +25°C, unless otherwise noted.)
PEAK-TO-PEAK OUTPUT JITTER
AT V
CM
= V
ID
/2 vs. DATA RATE
MAX9152 toc04
MAX9152
PEAK-TO-PEAK OUTPUT JITTER
AT V
CM
= +1.2V vs. DATA RATE
MAX9152 toc05
PEAK-TO-PEAK OUTPUT JITTER
AT V
CM
= +3.3V - (V
ID
/2) vs. DATA RATE
MAX9152 toc06
80
80
90
80
PEAK-TO-PEAK JITTER (ps)
70
60
50
40
V
ID
= 0.8V
V
ID
= 0.2V
PEAK-TO-PEAK JITTER (ps)
PEAK-TO-PEAK JITTER (ps)
70
70
V
ID
= 0.2V
60
60
V
ID
= 0.2V
V
ID
= 0.8V
40
V
ID
= 0.4V
30
100
200
300
400
500
600
700
800
DATA RATE (Mbps)
50
50
V
ID
= 0.8V
40
V
ID
= 0.4V
30
100
200
300
400
500
600
700
800
DATA RATE (Mbps)
V
ID
= 0.4V
30
100
200
300
400
500
600
700
800
DATA RATE (Mbps)
PEAK-TO-PEAK OUTPUT JITTER
AT V
CM
= +0.4V vs. DATA RATE
MAX9152 toc07
PEAK-TO-PEAK OUTPUT JITTER
AT V
CM
= +1.6V vs. DATA RATE
MAX9152 toc08
80
80
PEAK-TO-PEAK JITTER (ps)
V
ID
= 0.4V
60
V
ID
= 0.2V
50
PEAK-TO-PEAK JITTER (ps)
70
70
60
V
ID
= 0.8V
V
ID
= 0.4V
50
40
V
ID
= 0.8V
30
100
200
300
400
500
600
700
800
DATA RATE (Mbps)
40
V
ID
= 0.2V
30
100
200
300
400
500
600
700
800
DATA RATE (Mbps)
_______________________________________________________________________________________
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
