74ABT162245A; 74ABTH162245A
16-bit bus transceiver with 30 Ω series termination resistors;
3-state
Rev. 3 — 31 August 2017
Product data sheet
1
General description
The 74ABT162245A is a high-performance BiCMOS product, which combines low static
and dynamic power dissipation with high speed.
This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs
in both send and receive directions. The control function implementation minimizes
external timing requirements. The device features two output enable inputs (nOE) for
easy cascading and two direction inputs (nDIR) for direction control.
The 74ABT162245A is designed with 30 Ω series resistance in both the upper and lower
output structures. This design reduces line noise in applications such as memory address
drivers, clock drivers and bus receivers and transmitters.
Two options are available, 74ABT162245A which does not have the bus hold feature and
the 74ABTH162245A which incorporates the bus hold feature.
2
Features and benefits
•
•
•
•
•
•
•
•
•
16-bit bidirectional bus interface
Multiple V
CC
and GND pins minimize switching noise
3-state buffers
Output capability: +12 mA/–32 mA
74ABTH162245A incorporates bus-hold data inputs which eliminate the need for
external pull-up resistors to hold unused inputs
Integrated 30 Ω termination resistors
Power-up 3-state
Latch-up performance: JESD 78 Class II exceeds 500 mA
ESD protection:
–
HBM JESD-A114E exceeds 2000 V
–
CDM JESD22-C101C exceeds 1000 V
Specified from -40 °C to +85 °C
•
Nexperia
74ABT162245A; 74ABTH162245A
16-bit bus transceiver with 30 Ω series termination resistors; 3-state
3
Ordering information
Package
Temperature range Name
Description
plastic shrink small outline package;
48 leads; body width 7.5 mm
plastic thin shrink small outline package;
48 leads; body width 6.1 mm
Table 1. Ordering information
Type number
74ABT162245ADL
74ABTH162245ADL
74ABT162245ADGG
74ABTH162245ADGG
Version
SOT370-1
SOT362-1
-40 °C to +85 °C
-40 °C to +85 °C
SSOP48
TSSOP48
4
Functional diagram
1DIR
1OE
1A0
1B0
1A1
1B1
1A2
1B2
1A3
1B3
1A4
1B4
1A5
1B5
1A6
1B6
1A7
1B7
2A7
2B7
001aaa789
2DIR
2OE
2A0
2B0
2A1
2B1
2A2
2B2
2A3
2B3
2A4
2B4
2A5
2B5
2A6
2B6
Figure 1. Logic symbol
74ABT_H162245A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 31 August 2017
2 / 15
Nexperia
74ABT162245A; 74ABTH162245A
16-bit bus transceiver with 30 Ω series termination resistors; 3-state
1OE
1DIR
2OE
2DIR
G3
3EN1[BA]
3EN2[AB]
G6
6EN4[BA]
6EN5[AB]
1A0
1A1
1A2
1A3
1A4
1A5
1A6
1A7
2A0
2A1
2A2
2A3
2A4
2A5
2A6
2A7
1
2
1B0
1B1
1B2
1B3
1B4
1B5
1B6
1B7
V
CC
4
5
2B0
2B1
2B2
2B3
2B4
2B5
2B6
2B7
001aak306
output
GND
001aac384
Figure 2. IEC logic symbol
Figure 3. Schematic of each output
74ABT_H162245A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 31 August 2017
3 / 15
Nexperia
74ABT162245A; 74ABTH162245A
16-bit bus transceiver with 30 Ω series termination resistors; 3-state
5
Pinning information
5.1 Pinning
74ABT162245A
74ABTH162245A
1DIR
1B0
1B1
GND
1B2
1B3
V
CC
1B4
1B5
1
2
3
4
5
6
7
8
9
48 1OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
42 V
CC
41 1A4
40 1A5
39 GND
38 1A6
37 1A7
36 2A0
35 2A1
34 GND
33 2A2
32 2A3
31 V
CC
30 2A4
29 2A5
28 GND
27 2A6
26 2A7
25 2OE
aaa-026795
GND 10
1B6 11
1B7 12
2B0 13
2B1 14
GND 15
2B2 16
2B3 17
V
CC
18
2B4 19
2B5 20
GND 21
2B6 22
2B7 23
2DIR 24
Figure 4. Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48)
5.2 Pin description
Table 2. Pin description
Symbol
1DIR, 2DIR
1A0, 1A1, 1A2, 1A3, 1A4, 1A5, 1A6, 1A7
2A0, 2A1, 2A2, 2A3, 2A4, 2A5, 2A6, 2A7
GND
1B0, 1B1, 1B2, 1B3, 1B4, 1B5, 1B6, 1B7
2B0, 2B1, 2B2, 2B3, 2B4, 2B5, 2B6, 2B7
1OE, 2OE
V
CC
Pin
1, 24
47, 46, 44, 43, 41, 40, 38, 37
36, 35, 33, 32, 30, 29, 27, 26
4, 10, 15, 21, 28, 34, 39, 45
2, 3, 5, 6, 8, 9, 11, 12
13, 14, 16, 17, 19, 20, 22, 23
48, 25
7, 18, 31, 42
Description
direction control input
data input/output
data input/output
ground (0 V)
data input/output
data input/output
output enable input
supply voltage
74ABT_H162245A
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 31 August 2017
4 / 15
Nexperia
74ABT162245A; 74ABTH162245A
16-bit bus transceiver with 30 Ω series termination resistors; 3-state
6
Functional description
[1]
Table 3. Function table
Control
nOE
L
L
H
[1]
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
Z = high-impedance OFF-state.
Input/output
nDIR
L
H
X
nAn
output nAn = nBn
input
Z
nBn
input
output nBn = nAn
Z
7
Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol Parameter
V
CC
V
I
V
O
I
IK
I
OK
I
O
T
j
T
stg
[1]
[2]
Conditions
[1]
Min
-0.5
-1.2
-0.5
-18
-50
-
-64
[2]
Max
+7.0
+7.0
+5.5
-
-
128
-
150
+150
Unit
V
V
V
mA
mA
mA
mA
°C
°C
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
junction temperature
storage temperature
output in OFF-state or HIGH-state
V
I
< 0 V
V
O
< 0 V
output in LOW-state
output in HIGH-state
[1]
-
-65
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which
are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.
8
Recommended operating conditions
Table 5. Operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
I
OH
I
OL
Δt/ΔV
T
amb
74ABT_H162245A
Conditions
Min
4.5
0
-32
-
0
Typ
-
-
-
-
-
-
Max
5.5
V
CC
-
12
10
+85
Unit
V
V
mA
mA
ns/V
°C
supply voltage
input voltage
HIGH-level output current
LOW-level output current
input transition rise and fall rate
ambient temperature
in free air
All information provided in this document is subject to legal disclaimers.
-40
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 3 — 31 August 2017
5 / 15
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
