74VHC112 Dual J-K Flip-Flops with Preset and Clear
May 2007
74VHC112
Dual J-K Flip-Flops with Preset and Clear
Features
■
High speed: f
MAX
= 200MHz (Typ.) at V
CC
= 5.0V
■
Low power dissipation: I
CC
= 2µA (Max.) at T
A
= 25°C
■
High noise immunity: V
NIH
= V
NIL
= 28% V
CC
(Min.)
■
Power down protection is provided on all inputs
■
Pin and function compatible with 74HC112
tm
General Description
The VHC112 is an advanced high speed CMOS device
fabricated with silicon gate CMOS technology. It
achieves the high-speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low
power dissipation.
The VHC112 contains two independent, high-speed JK
flip-flops with Direct Set and Clear inputs. Synchronous
state changes are initiated by the falling edge of the
clock. Triggering occurs at a voltage level of the clock
and is not directly related to transition time. The J and K
inputs can change when the clock is in either state with-
out affecting the flip-flop, provided that they are in the
desired state during the recommended setup and hold
times relative to the falling edge of the clock. The LOW
signal on PR or CLR prevents clocking and forces Q and
Q HIGH, respectively. Simultaneous LOW signals on PR
and CLR force both Q and Q HIGH.
An input protection circuit ensures that 0V to 7V can be
applied to the input pins without regard to the supply
voltage. This device can be used to interface 5V to 3V
systems and two supply systems such as battery
backup. This circuit prevents device destruction due to
mismatched supply and input voltages.
Ordering Information
Order Number
74VHC112M
74VHC112SJ
74VHC112MTC
Package
Number
M16A
M16D
MTC16
Package Description
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the
ordering number.
©1995 Fairchild Semiconductor Corporation
74VHC112 Rev. 1.2
www.fairchildsemi.com
74VHC112 Dual J-K Flip-Flops with Preset and Clear
Connection Diagram
Truth Table
Inputs
PR
L
H
L
H
H
H
H
Outputs
J
X
X
X
h
l
h
l
CLR
H
L
L
H
H
H
H
CP
X
X
X
K
X
X
X
h
h
l
l
Q
H
L
H
Q
0
L
H
Q
0
Q
L
H
H
Q
0
H
L
Q
0
H (h)
=
HIGH Voltage Level
L (l)
=
LOW Voltage Level
X
=
Immaterial
=
HIGH-to-LOW Clock Transition
Q
0
(Q
0
)
=
Before HIGH-to-LOW Transition of Clock
Lower case letters indicate the state of the referenced
input or output one setup time prior to the HIGH-to-LOW
clock transition.
Pin Description
Pin Names
J
1
, J
2
, K
1
, K
2
CLK
1
, CLK
2
CLR
1
, CLR
2
PR
1
, PR
2
Q
1
, Q
2
, Q
1
, Q
2
Description
Data Inputs
Clock Pulse Inputs (Active Falling
Edge)
Direct Clear Inputs (Active LOW)
Direct Preset Inputs (Active LOW)
Outputs
Logic Diagram
(One Half Shown)
©1995 Fairchild Semiconductor Corporation
74VHC112 Rev. 1.2
www.fairchildsemi.com
2
74VHC112 Dual J-K Flip-Flops with Preset and Clear
Absolute Maximum Ratings
Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be
operable above the recommended operating conditions and stressing the parts to these levels is not recommended.
In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability.
The absolute maximum ratings are stress ratings only.
Symbol
V
CC
V
IN
V
OUT
I
IK
I
OK
I
OUT
I
CC
T
STG
T
L
Supply Voltage
DC Input Voltage
DC Output Voltage
Input Diode Current
Output Diode Current
DC Output Current
DC V
CC
/ GND Current
Storage Temperature
Parameter
Rating
–0.5V to +7.0V
–0.5V to +7.0V
–0.5V to V
CC
+ 0.5V
–20mA
±20mA
±25mA
±50mA
–65°C to +150°C
260°C
Lead Temperature (Soldering, 10 seconds)
Recommended Operating Conditions
(1)
The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended
operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not
recommend exceeding them or designing to absolute maximum ratings.
Symbol
V
CC
V
IN
V
OUT
T
OPR
t
r
, t
f
Supply Voltage
Input Voltage
Output Voltage
Operating Temperature
Input Rise and Fall Time,
V
CC
=
3.3V ± 0.3V
V
CC
=
5.0V ± 0.5V
Parameter
Rating
2.0V to +5.5V
0V to +5.5V
0V to V
CC
–40°C to +85°C
0ns/V
∼
100ns/V
0ns/V
∼
20ns/V
Note:
1. Unused inputs must be held HIGH or LOW. They may not float.
©1995 Fairchild Semiconductor Corporation
74VHC112 Rev. 1.2
www.fairchildsemi.com
3
74VHC112 Dual J-K Flip-Flops with Preset and Clear
DC Electrical Characteristics
T
A
=
25°C
Symbol
V
IH
V
IL
V
OH
T
A
=
–40°C to
+85°C
Max.
Min.
1.50
0.7 x V
CC
0.50
0.3 x V
CC
0.50
0.3 x V
CC
1.9
2.9
4.4
2.48
3.80
V
V
Parameter
HIGH Level Input
Voltage
LOW Level Input
Voltage
HIGH Level
Output Voltage
V
CC
(V)
2.0
3.0–5.5
2.0
3.0–5.5
2.0
3.0
4.5
3.0
4.5
Conditions
Min.
1.50
0.7 x V
CC
Typ.
Max.
Units
V
V
IN
=
V
IH
or V
IL
I
OH
=
–50µA
1.9
2.9
4.4
2.0
3.0
4.5
I
OH
=
–4mA
I
OH
=
–8mA
V
IN
=
V
IH
or V
IL
I
OL
=
50µA
2.58
3.94
0.0
0.0
0.0
0.1
0.1
0.1
0.36
0.36
±0.1
2.0
V
OL
LOW Level
Output Voltage
2.0
3.0
4.5
3.0
4.5
0.1
0.1
0.1
0.44
0.44
±1.0
20.0
V
I
OL
=
4mA
I
OL
=
8mA
V
IN
=
5.5V or GND
V
IN
=
V
CC
or GND
I
IN
I
CC
Input Leakage
Current
Quiescent
Supply Current
0–5.5
5.5
µA
µA
©1995 Fairchild Semiconductor Corporation
74VHC112 Rev. 1.2
www.fairchildsemi.com
4
74VHC112 Dual J-K Flip-Flops with Preset and Clear
AC Electrical Characteristics
T
A
=
25°C
Symbol
f
MAX
T
A
=
–40°C
to +85°C
Min.
100
80
135
110
11.0
15.0
7.3
10.5
10.2
13.5
6.7
9.5
10
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
13.4
16.5
8.8
12.0
11.7
15.0
8.0
11.0
10
pF
pF
ns
ns
ns
ns
MHz
Parameter
Maximum Clock
Frequency
V
CC
(V)
3.3 ± 0.3
5.0 ± 0.5
Conditions
C
L
=
15pF
C
L
=
50pF
C
L
=
15pF
C
L
=
50pF
C
L
=
15pF
C
L
=
50pF
C
L
=
15pF
C
L
=
50pF
C
L
=
15pF
C
L
=
50pF
C
L
=
15pF
C
L
=
50pF
V
CC
=
Open
(2)
Min.
110
90
150
120
Typ.
150
120
200
185
8.5
10.0
5.1
6.3
6.7
9.7
4.6
6.4
4
18
Max.
Max. Units
MHz
t
PLH
, t
PHL
Propagation Delay Time
(CP to Q
n
or Q
n
)
3.3 ± 0.3
5.0 ± 0.5
t
PLH
, t
PHL
Propagation Delay Time
(PR or CLR to Q
n
or Q
n
)
3.3 ± 0.3
5.0 ± 0.5
C
IN
C
PD
Input Capacitance
Power Dissipation
Capacitance
Note:
2. C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating
current consumption without load. Average operating current can be obtained from the equation:
I
CC
(opr.)
=
C
PD
• V
CC
• f
IN
+ I
CC
/ 4 (per F/F), and the total C
PD
when n pcs of the Flip-Flop operate can be calculated
by the following equation: C
PD
(total)
=
30 + 14 • n
AC Operating Requirements
T
A
=
25°C
Symbol
t
W
t
S
t
H
t
REC
T
A
=
–40°C to +85°C
Guaranteed Minimum
Units
ns
ns
ns
ns
5.0
5.0
5.0
4.0
1.0
1.0
6.0
5.0
Parameter
Minimum Pulse Width
(CP or CLR or PR)
Minimum Setup Time
(J
n
or K
n
to CP
n
)
Minimum Hold Time
(J
n
or K
n
to CP
n
)
Minimum Recovery Time
(CLR or PR to CP)
V
CC
(V)
(3)
3.3
5.0
3.3
5.0
3.3
5.0
3.3
5.0
Typ.
5.0
5.0
5.0
4.0
1.0
1.0
6.0
5.0
Note:
3. V
CC
is 3.3 ± 0.3V or 5.0 ± 0.5V.
©1995 Fairchild Semiconductor Corporation
74VHC112 Rev. 1.2
www.fairchildsemi.com
5
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
