电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GS816136CD-300IT

产品描述1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
产品类别存储    存储   
文件大小575KB,共29页
制造商GSI Technology
官网地址http://www.gsitechnology.com/
下载文档 详细参数 选型对比 全文预览

GS816136CD-300IT概述

1M x 18 and 512K x 36 18Mb Sync Burst SRAMs

GS816136CD-300IT规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称GSI Technology
零件包装代码BGA
包装说明13 X 15 MM, 1 MM PITCH, FBGA-165
针数165
Reach Compliance Code_compli
ECCN代码3A991.B.2.B
最长访问时间5 ns
其他特性FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY
JESD-30 代码R-PBGA-B165
JESD-609代码e0
长度15 mm
内存密度18874368 bi
内存集成电路类型CACHE SRAM
内存宽度36
功能数量1
端子数量165
字数524288 words
字数代码512000
工作模式SYNCHRONOUS
最高工作温度85 °C
最低工作温度-40 °C
组织512KX36
封装主体材料PLASTIC/EPOXY
封装代码LBGA
封装形状RECTANGULAR
封装形式GRID ARRAY, LOW PROFILE
并行/串行PARALLEL
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
座面最大高度1.4 mm
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装YES
技术CMOS
温度等级INDUSTRIAL
端子面层Tin/Lead (Sn/Pb)
端子形式BALL
端子节距1 mm
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度13 mm

文档预览

下载PDF文档
Preliminary
GS816118/36CD-333/300/250
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 165-bump BGA package
1M x 18 and 512K x 36
18Mb Sync Burst SRAMs
333 MHz–250 MHz
2.5 V or 3.3 V V
DD
2.5 V or 3.3 V I/O
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode pin (Pin 14). Holding the FT mode pin low
places the RAM in Flow Through mode, causing output data to
bypass the Data Output Register. Holding FT high places the
RAM in Pipeline mode, activating the rising-edge-triggered Data
Output Register.
SCD Pipelined Reads
The GS816118/36CD is a SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High)
of the ZZ signal, or by stopping the clock (CK). Memory data is
retained during Sleep mode.
Core and Interface Voltages
The GS816118/36CD operates on a 1.8 V power supply. All input
are 1.8 V compatible. Separate output power (V
DDQ
) pins are used
to decouple output noise from the internal circuits and are 1.8 V
compatible.
Functional Description
Applications
The GS816118/36CD is an 18,874,368-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Parameter Synopsis
-333
Pipeline
3-1-1-1
t
KQ
tCycle
Curr
(x18)
Curr
(x32/x36)
t
KQ
tCycle
Curr
(x18)
Curr
(x32/x36)
2.5
3.0
375
435
4.5
4.5
280
335
-300
2.5
3.3
335
390
5.0
5.0
230
270
-250
2.5
4.0
280
330
5.5
5.5
210
240
Unit
ns
ns
mA
mA
ns
ns
mA
mA
Flow Through
2-1-1-1
Rev: 1.00 9/2004
1/29
© 2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS816136CD-300IT相似产品对比

GS816136CD-300IT GS816118CD-250 GS816118C GS816136CD-300T GS816136CD-300I GS816136CD-300 GS816118CD-250T GS816118CD-250IT GS816118CD-250I
描述 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
是否无铅 含铅 含铅 - 含铅 含铅 含铅 含铅 含铅 含铅
是否Rohs认证 不符合 不符合 - 不符合 不符合 不符合 不符合 不符合 不符合
厂商名称 GSI Technology GSI Technology - GSI Technology GSI Technology GSI Technology GSI Technology GSI Technology GSI Technology
零件包装代码 BGA BGA - BGA BGA BGA BGA BGA BGA
包装说明 13 X 15 MM, 1 MM PITCH, FBGA-165 13 X 15 MM, 1 MM PITCH, FBGA-165 - 13 X 15 MM, 1 MM PITCH, FBGA-165 13 X 15 MM, 1 MM PITCH, FBGA-165 13 X 15 MM, 1 MM PITCH, FBGA-165 13 X 15 MM, 1 MM PITCH, FBGA-165 13 X 15 MM, 1 MM PITCH, FBGA-165 13 X 15 MM, 1 MM PITCH, FBGA-165
针数 165 165 - 165 165 165 165 165 165
Reach Compliance Code _compli _compli - _compli _compli _compli _compli _compli _compli
ECCN代码 3A991.B.2.B 3A991.B.2.B - 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B 3A991.B.2.B
最长访问时间 5 ns 5.5 ns - 5 ns 5 ns 5 ns 5.5 ns 5.5 ns 5.5 ns
其他特性 FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY - FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLY
JESD-30 代码 R-PBGA-B165 R-PBGA-B165 - R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165 R-PBGA-B165
JESD-609代码 e0 e0 - e0 e0 e0 e0 e0 e0
长度 15 mm 15 mm - 15 mm 15 mm 15 mm 15 mm 15 mm 15 mm
内存密度 18874368 bi 18874368 bi - 18874368 bi 18874368 bi 18874368 bi 18874368 bi 18874368 bi 18874368 bi
内存集成电路类型 CACHE SRAM CACHE SRAM - CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM CACHE SRAM
内存宽度 36 18 - 36 36 36 18 18 18
功能数量 1 1 - 1 1 1 1 1 1
端子数量 165 165 - 165 165 165 165 165 165
字数 524288 words 1048576 words - 524288 words 524288 words 524288 words 1048576 words 1048576 words 1048576 words
字数代码 512000 1000000 - 512000 512000 512000 1000000 1000000 1000000
工作模式 SYNCHRONOUS SYNCHRONOUS - SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 85 °C 70 °C - 70 °C 85 °C 70 °C 70 °C 85 °C 85 °C
组织 512KX36 1MX18 - 512KX36 512KX36 512KX36 1MX18 1MX18 1MX18
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 LBGA LBGA - LBGA LBGA LBGA LBGA LBGA LBGA
封装形状 RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE - GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE GRID ARRAY, LOW PROFILE
并行/串行 PARALLEL PARALLEL - PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
认证状态 Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
座面最大高度 1.4 mm 1.4 mm - 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm 1.4 mm
最大供电电压 (Vsup) 2.7 V 2.7 V - 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V - 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V - 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 YES YES - YES YES YES YES YES YES
技术 CMOS CMOS - CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 INDUSTRIAL COMMERCIAL - COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL
端子面层 Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
端子形式 BALL BALL - BALL BALL BALL BALL BALL BALL
端子节距 1 mm 1 mm - 1 mm 1 mm 1 mm 1 mm 1 mm 1 mm
端子位置 BOTTOM BOTTOM - BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
宽度 13 mm 13 mm - 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2145  1851  1406  1013  2452  44  38  29  21  50 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved