MC10EP52, MC100EP52
3.3 V / 5 V ECL Differential
Data and Clock D Flip‐Flop
Description
The MC10EP/100EP52 is a differential data, differential clock D
flip-flop. The device is pin and functionally equivalent to the EL52
device.
Data enters the master portion of the flip−flop when the clock is
LOW and is transferred to the slave, and thus the outputs, upon a
positive transition of the clock. The differential clock inputs of the
EP52 allow the device to also be used as a negative edge triggered
device.
The EP52 employs input clamping circuitry so that under open input
conditions (pulled down to V
EE
) the outputs of the device will remain
stable.
The 100 Series contains temperature compensation.
Features
www.onsemi.com
8
1
8
1
SOIC−8 NB
TSSOP−8
DFN8
D SUFFIX
DT SUFFIX
MN SUFFIX
CASE 751−07 CASE 948R−02 CASE 506AA
MARKING DIAGRAMS*
8
HEP01
ALYW
G
1
8
KEP01
ALYW
G
1
SOIC−8 NB
H
K
5T
3O
= MC10
= MC100
= MC10
= MC100
KP01
ALYWG
G
TSSOP−8
3OMG
G
1
4
DFN8
8
HP01
ALYWG
G
5T MG
G
1
4
•
•
•
•
•
•
•
•
330 ps Typical Propagation Delay
Maximum Frequency =
u
4 GHz Typical
PECL Mode: V
CC
= 3.0 V to 5.5 V with V
EE
= 0 V
NECL Mode: V
CC
= 0 V with V
EE
=
−3.0
V to
−5.5
V
Open Input Default State
Safety Clamp on Inputs
Q Output Will Default LOW with Inputs Open or at V
EE
These Devices are Pb-Free, Halogen Free and are RoHS Compliant
1
8
1
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G
= Pb-Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note
AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
©
Semiconductor Components Industries, LLC, 2016
August, 2016
−
Rev. 8
1
Publication Order Number:
MC10EP52/D
MC10EP52, MC100EP52
Table 1. PIN DESCRIPTION
PIN
CLK*, CLK*
D
2
D
7
Flip-Flop
CLK
3
6
Q
Q
D*, D*
Q, Q
V
CC
V
EE
EP
FUNCTION
ECL Clock Inputs
ECL Data Input
ECL Data Outputs
Positive Supply
Negative Supply
(DFN8 only) Thermal exposed pad
must be connected to a sufficient
thermal conduit. Electrically connect to
the most negative supply (GND) or
leave unconnected, floating open.
D
1
8
V
CC
CLK
4
5
V
EE
* Pins will default LOW when left open.
Figure 1. 8-Lead Pinout
(Top View)
and Logic Diagram
Table 2. TRUTH TABLE
D
L
H
CLK
Z
Z
Q
L
H
Z = LOW to HIGH Transition
Table 3. ATTRIBUTES
Characteristics
Internal Input Pulldown Resistor
Internal Input Pullup Resistor
ESD Protection
Human Body Model
Machine Model
Charged Device Model
Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1)
SOIC−8 NB
TSSOP−8
DFN8
Flammability Rating
Transistor Count
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
1. For additional information, see Application Note
AND8003/D.
Oxygen Index: 28 to 34
Value
75 kW
N/A
> 4 kV
> 200 V
> 2 kV
Pb-Free Pkg
Level 1
Level 3
Level 1
UL 94 V−0 @ 0.125 in
155 Devices
www.onsemi.com
2
MC10EP52, MC100EP52
Table 4. MAXIMUM RATINGS
Symbol
V
CC
V
EE
V
I
I
out
I
BB
T
A
T
stg
q
JA
q
JC
q
JA
q
JC
q
JA
T
sol
q
JC
Parameter
PECL Mode Power Supply
NECL Mode Power Supply
PECL Mode Input Voltage
NECL Mode Input Voltage
Output Current
V
BB
Sink/Source
Operating Temperature Range
Storage Temperature Range
Thermal Resistance (Junction-to-Ambient)
Thermal Resistance (Junction-to-Case)
Thermal Resistance (Junction-to-Ambient)
Thermal Resistance (Junction-to-Case)
Thermal Resistance (Junction-to-Ambient)
Wave Solder (Pb-Free)
Thermal Resistance (Junction-to-Case)
0 lfpm
500 lfpm
Standard Board
0 lfpm
500 lfpm
Standard Board
0 lfpm
500 lfpm
< 2 to 3 sec @ 260°C
(Note 2)
DFN8
SOIC−8 NB
SOIC−8 NB
SOIC−8 NB
TSSOP−8
TSSOP−8
TSSOP−8
DFN8
DFN8
Condition 1
V
EE
= 0 V
V
CC
= 0 V
V
EE
= 0 V
V
CC
= 0 V
Continuous
Surge
V
I
≤
V
CC
V
I
≥
V
EE
Condition 2
Rating
6
−6
6
−6
50
100
±0.5
−40
to +85
−65
to +150
190
130
41 to 44
185
140
41 to 44
129
84
265
35 to 40
Unit
V
V
V
mA
mA
°C
°C
°C/W
°C/W
°C/W
°C/W
°C/W
°C
°C/W
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
2. JEDEC standard multilayer board
−
2S2P (2 signal, 2 power)
Table 5. 10EP DC CHARACTERISTICS, PECL
(V
CC
= 3.3 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
20
2165
1365
2090
1365
2.0
Typ
34
2290
1490
Max
44
2415
1615
2415
1690
3.3
Min
20
2230
1430
2155
1430
2.0
25°C
Typ
35
2355
1555
Max
45
2480
1680
2480
1755
3.3
Min
20
2290
1490
2215
1490
2.0
85°C
Typ
37
2415
1615
Max
47
2540
1740
2540
1815
3.3
Unit
mA
mV
mV
mV
mV
V
I
IH
I
IL
150
0.5
150
0.5
150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to
−2.2
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
www.onsemi.com
3
MC10EP52, MC100EP52
Table 6. 10EP DC CHARACTERISTICS, PECL
(V
CC
= 5.0 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
20
3865
3065
3790
3065
2.0
Typ
34
3990
3190
Max
44
4115
3315
4115
3390
5.0
Min
20
3930
3130
3855
3130
2.0
25°C
Typ
35
4055
3255
Max
45
4180
3380
4180
3455
5.0
Min
20
3990
3190
3915
3190
2.0
85°C
Typ
37
4115
3315
Max
47
4240
3440
4240
3515
5.0
Unit
mA
mV
mV
mV
mV
V
I
IH
I
IL
150
0.5
150
0.5
150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +2.0 V to
−0.5
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
Table 7. 10EP DC CHARACTERISTICS, NECL
(V
CC
= 0 V, V
EE
=
−5.5
V to
−3.0
V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
20
−1135
−1935
−1210
−1935
V
EE
+2.0
Typ
34
−1010
−1810
Max
44
−885
−1685
−885
−1610
0.0
Min
20
−1070
−1870
−1145
−1870
V
EE
+2.0
25°C
Typ
35
−945
−1745
Max
45
−820
−1620
−820
−1545
0.0
Min
20
−1010
−1810
−1085
−1810
V
EE
+2.0
85°C
Typ
37
−885
−1685
Max
47
−760
−1560
−760
−1485
0.0
Unit
mA
mV
mV
mV
mV
V
I
IH
I
IL
150
0.5
150
0.5
150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
www.onsemi.com
4
MC10EP52, MC100EP52
Table 8. 100EP DC CHARACTERISTICS, PECL
(V
CC
= 3.3 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
20
2155
1355
2075
1355
2.0
Typ
34
2280
1480
Max
44
2405
1605
2420
1675
3.3
Min
20
2155
1355
2075
1355
2.0
25°C
Typ
35
2280
1480
Max
45
2405
1605
2420
1675
3.3
Min
20
2155
1355
2075
1355
2.0
85°C
Typ
37
2280
1480
Max
47
2405
1605
2420
1675
3.3
Unit
mA
mV
mV
mV
mV
V
I
IH
I
IL
150
0.5
150
0.5
150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +0.3 V to
−2.2
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
Table 9. 100EP DC CHARACTERISTICS, PECL
(V
CC
= 5.0 V, V
EE
= 0 V (Note 1))
−40°C
Symbol
I
EE
V
OH
V
OL
V
IH
V
IL
V
IHCMR
Characteristic
Power Supply Current
Output HIGH Voltage (Note 2)
Output LOW Voltage (Note 2)
Input HIGH Voltage (Single-Ended)
Input LOW Voltage (Single-Ended)
Input HIGH Voltage Common Mode
Range (Differential Configuration)
(Note 3)
Input HIGH Current
Input LOW Current
0.5
Min
20
3855
3055
3775
3055
2.0
Typ
34
3980
3180
Max
44
4105
3305
4120
3375
5.0
Min
20
3855
3055
3775
3055
2.0
25°C
Typ
35
3980
3180
Max
45
4105
3305
4120
3375
5.0
Min
20
3855
3055
3775
3055
2.0
85°C
Typ
37
3980
3180
Max
47
4105
3305
4120
3375
5.0
Unit
mA
mV
mV
mV
mV
V
I
IH
I
IL
150
0.5
150
0.5
150
mA
mA
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
1. Input and output parameters vary 1:1 with V
CC
. V
EE
can vary +2.0 V to
−0.5
V.
2. All loading with 50
W
to V
CC
−
2.0 V.
3. V
IHCMR
min varies 1:1 with V
EE
, V
IHCMR
max varies 1:1 with V
CC
. The V
IHCMR
range is referenced to the most positive side of the differential
input signal.
www.onsemi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
