电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IN7472N

产品描述AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear
文件大小177KB,共5页
制造商INTEGRAL
官网地址http://www.integral.by/english.phtml
下载文档 选型对比 全文预览

IN7472N概述

AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear

文档预览

下载PDF文档
TECHNICAL DATA
IN7472
AND-Gated J-K Master-Slave Flip-
Flops with Reset and Clear
LOGIC DIAGRAM
ORDERING INFORMATION
IN7472N Plastic
IN7472D SOIC
T
A
= -10° to 70° C for all packages
PIN ASSIGNMENT
PIN 14 =V
CC
PIN 7 = GND
NC - No internal connection
FUNCTION TABLE
Inputs
Reset
L
H
L
H
H
H
H
Clear
H
L
L
H
H
H
H
Clock
X
X
X
J
X
X
X
L
H
L
H
K
X
X
X
L
L
H
H
Output
Q
H
L
H
*
Q
0
H
L
Q
L
H
H
*
Q
0
L
H
TOGGLE
X =don’t care
Q
0
= the level of Q before the indicated input conditions were established.
TOGGLE: Each output changes to the complement of its previous level on each
active transition (pulse) of the clock.
*
This configuration is nonstable; that is, it will not persist whenpreset and clear inputs
return to their inactive (high) level.
1

IN7472N相似产品对比

IN7472N IN7472 IN7472D
描述 AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear AND-Gated J-K Master-Slave Flip-Flops with Reset and Clear

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 169  2869  577  1622  1180  4  58  12  33  24 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved