电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

GUS-SS8BLF-02-4301-FB

产品描述Resistor Networks & Arrays
产品类别无源元件   
文件大小533KB,共4页
制造商TT Electronics
下载文档 详细参数 全文预览

GUS-SS8BLF-02-4301-FB在线购买

供应商 器件名称 价格 最低购买 库存  
GUS-SS8BLF-02-4301-FB - - 点击查看 点击购买

GUS-SS8BLF-02-4301-FB概述

Resistor Networks & Arrays

GUS-SS8BLF-02-4301-FB规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
TT Electronics
产品种类
Product Category
Resistor Networks & Arrays

文档预览

下载PDF文档
Resistors
Surface Mount SOIC
Resistor
Mount SOIC
Surface
Networks
Surface
Networks
SOIC Series
Resistor
Mount SOIC
SOIC Series
COTS applications
Tested for
Both narrow and wide body versions available
Tested for COTS applications
Standard
SOIC Series
JEDEC 8, 14, 16, and 20 pin packages
Both narrow and wide body versions available
Ultra-stable TaNSil®
Tested for COTS applications
resistors on silicon substrates
Standard JEDEC 8, 14, 16, and 20 pin packages
RoHS compliant
body versions available
Both narrow and wide
and Sn/Pb terminations available
Ultra-stable TaNSil® resistors on silicon substrates
Standard JEDEC 8, 14, 16, and 20 pin packages
Standard Sn/Pb and Pb-free terminations available
Resistor Networks
·
·
·
·
·
Ultra-stable TaNSil
®
resistors on silicon substrates
RoHS compliant and Sn/Pb terminations available
All Pb-free parts comply with EU Directive 2011/65/EU (RoHS2)
IRC’s TaNSil
®
SOIC resistor networks are the perfect solution for high volume applications that demand a small
wiring board footprint. The .050" lead spacing provides higher lead density, increased component count,
lower resistor cost, and high reliability.
The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost
and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC’s self-pas-
sivating TaNSil
®
resistor film.
The SOIC series is ideally suited for the latest surface mount assembly techniques and each lead can be
100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses
created by soldering and temperature excursions.
For applications requiring high performance resistor networks in a low cost, surface mount package, specify
IRC SOIC resistor networks.
Electrical Data
Resistance Range
Absolute Tolerance
Ratio Tolerance to R1
Absolute TCR
Tracking TCR
Element Power Rating @ 70°C
Isolated Schematic
Bussed Schematic
Power Rating @ 70°C
SOIC-N Package
Power Rating @ 70°C
SOIC-W Package
Rated Operating Voltage
________________
Operating Temperature
Noise
(not to exceed
Power X Resistance)
10R to 250K
To ±0.1%
To ±0.05%
To ±25ppm/°C
To ±5ppm/°C
100mW
50mW
8-Pin
14-Pin
16-Pin
16-Pin
20-Pin
400mW
700mW
800mW
1.2W
1.5W
Environmental Data
Test Per
MIL-PRF-83401
Thermal Shock
Power
Conditioning
High Temperature
Exposure
Short-time
Overload
Low Temperature
Storage
Life
Typical
Delta R
±0.02%
±0.03%
±0.03%
±0.02%
±0.03%
±0.05%
Max
Delta R
±0.1%
±0.1%
±0.05%
±0.05%
±0.05%
±0.1%
100 Volts
-55°C to +125°C
<-30dB
General Note
General
Note
General
Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s
right to
to make changes
product specification without notice or liability.
Electronics
reserves the right
and is
changes in
in product
going to print.
TT electronics
reserves the
own data
make
considered accurate at time of
specification without notice or liability.
All
information
subject to TT Electronics’
South Staples
and
Corpus Christi Texas
at time of
All
information is
is subject to TT electronics’ own data
Street •
is considered accurate at time of
to print.
© IRC Advanced Film Division
• 4222
own data and is considered accurate
78411 USA
going
going to print.
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
BI Technologies IRC Welwyn
www.bitechnologies.com www.irctt.com www.welwyn-tt.com
www.ttelectronics.com/resistors
SOIC Series Issue January 2009 Sheet 1 of 4
A subsidiary of
TT electronics plc
©
TT Electronics plc
electronics plc
11.17
11. 13
AES
协议栈启动AES功能后,在MAC,NWK,APS层,调用AES的流程是怎样,一直没搞明白 ...
听吧新征程 无线连接
我要把这个机台的EMI 解出来。 坚决不采用加一堆EMI Core,根本无法组装
来自 电子工程师技术交流(12425841)导电布,铝箔,金钟罩 全试了, 还不行。 就剩电路板了,,,,,,...
伏夜--Olive PCB设计
请教
单片机汇编中,中断和程序调用时,要进行入栈保护,请问那些数值是自动保护的,而不要再编程进行保护呢,我知道地址肯定是自动保护的...
春暖花开 嵌入式系统
【设计工具】《片上系统设计思想与源代码分析》光盘 很好的verilog学习资料
82820《片上系统设计思想与源代码分析》verilog语言,大量模块源代码(SPI,I2C,FLASH,VGA,LCD,usb......)82821...
lidonglei1 FPGA/CPLD
死区时间问题,请看图
以下4个图分别是: 图1:生成互补PWM的程序 图2:图1中程序的仿真 图3:在图上中的程序中添加了一个语句,设置BDTR,以设置死区 图4:图3中程序的仿真 问题:为什么插入死区后,就没有波形 ......
江苏大学 stm32/stm8
开关变换器建模、控制及其控制器的数字实现
《开关变换器建模、控制及其控制器的数字实现》系统论述了开关变换器的建模与控制器设计方法、开关变换器数字控制的基本原理,以及实现的相关技术问题。主要内容包括连续导电型和不连续导电型的 ......
arui1999 下载中心专版

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 656  1801  1853  1161  2595  20  9  50  49  8 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved