SIGNS
EW DE T
FOR N
EN
ENDED REPLACEM r at
MM
ECO
C ent e
NDED
NOT R
OMME ical Support .com/tsc
C
NO R E r T e c h n
er si l
ww.int
t ou
contac TERSIL or w
IN
1- 888-
®
HMP8156
NTSC/PAL Encoder
September 2003
Features
• (M) NTSC and (B, D, G, H, I, M, N, CN) PAL Operation
• ITU-R BT.601 and Square Pixel Operation
• Digital Input Formats
- 4:2:2 YCbCr
- 8-Bit or 16-Bit
- 4:4:4 RGB
- 16-Bit (5, 6, 5) or 24-Bit (8, 8, 8)
- Linear or Gamma-Corrected
- 8-Bit Parallel ITU-R BT.656
- Seven Overlay Colors
• Analog Output Formats
- Y/C + Two Composite
- RGB + Composite (SCART)
• Flexible Video Timing Control
- Timing Master or Slave
- Selectable Polarity on Each Control Signal
- Programmable Blank Output Timing
- Field Output
• Closed Caption Encoding for NTSC and PAL
• 2x Upscaling of SIF Video
• Four 2x Oversampling, 10-Bit DACs
• I
2
C Interface
• Verilog Models Available
Description
The HMP8156 NTSC and PAL encoder is designed for use
in systems requiring the generation of high-quality NTSC
and PAL video from digital image data.
YCbCr or RGB digital video data drive the P0-P23 inputs.
Overlay inputs are processed and the data is 2x upsampled.
The Y data is optionally lowpass filtered to 5MHz and drives
the Y analog output. Cb and Cr are each lowpass filtered to
1.3MHz, quadrature modulated, and summed. The result
drives the C analog output. The digital Y and C data are also
added together and drive the two composite analog outputs.
The YCbCr data may also be converted to RGB data to drive
the DACs, allowing support for the European SCART con-
nector.
The DACs can drive doubly-terminated (37.5Ω) lines, and
run at a 2x oversampling rate to simplify the analog output
filter requirements.
Table of Contents
Page
Functional Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . 2
Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pixel Data Input Formats . . . . . . . . . . . . . . . . . . . . . . . . . 3
Input Processing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pixel Input and Control Signal Timing . . . . . . . . . . . . . . . 5
Video Timing Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Video Processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Analog Outputs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Host Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Evaluation Kits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Applications
• Multimedia PCs
• Video Conferencing
• Video Editing
• Related Products
- NTSC/PAL Encoders: HMP8170
- NTSC/PAL Decoders: HMP8117
Ordering Information
PART NUMBER
HMP8156CN
HMP8156EVAL1
HMP8156EVAL2
TEMP.
RANGE (
o
C)
0 to 70
PACKAGE
64 PQFP
PKG. NO.
Q64.14x14
Daughter Card Evaluation Platform (Note)
Frame Grabber Evaluation Platform (Note)
NOTE: Described in the Applications Section
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2003. All Rights Reserved.
1
All other trademarks mentioned are the property of their respective owners.
FN4269.4
Functional Block Diagram
P0 - P23
OVERLAY
PROCESSING
OPTIONAL
GAMMA
CORRECTION
Y/Cb/Cr
4:4:4
(2:2:2 SIF)
COLOR
SPACE
CONVERSION
4:2:2 TO
4:4:4 SAMPLE
CONVERSION
OPTIONAL
2X
UPSCALING
(SIF MODE)
CLOSED
CAPTIONING
PROCESSING
INTERNAL
1.225V
REFERENCE
VREF
(OPTIONAL)
LP FILTER
Y
DAC
Y/G
FS
ADJUST
HMP8156
2
2X
UPSAMPLE
4:4:4
TO
8:8:8
LP FILTER
Cb/Cr
CHROMA
MODULATION
SA
SCL
HOST
INTERFACE
SDA
RESET
DAC
NTSC/
PAL 1
HSYNC
VSYNC
DAC
NTSC/
PAL 2/
R
BLANK
VIDEO
TIMING
CONTROL
CLK
DAC
C/B
CLK2
FIELD
HMP8156
Functional Operation
The HMP8156 is a fully integrated digital encoder. It accepts
digital video input data and generates four analog video out-
put signals. The input data format is selectable and includes
YCbCr, RGB, and overlay data. The outputs are config-
urable to be either two composite video signals and Y/C (S-
Video) or one composite and component RGB video.
The HMP8156 accepts pixel data in one of several formats
and transforms it into 4:4:4 sampled luminance and chromi-
nance (YCbCr) data. If enabled, the encoder also mixes
overlay data with the input data. The encoder then interpo-
lates the YCbCr data to twice the pixel rate and low pass fil-
ters it to match the bandwidth of the video output format. If
enabled, the encoder also adds Closed Captioning informa-
tion to the Y data. At the same time, the encoder modulates
the chrominance data with a digitally synthesized subcarrier.
Finally, the encoder outputs the luminance, chrominance,
and their sum as analog signals using 10-bit D/A converters.
The HMP8156 provides operating modes to support all ver-
sions of the NTSC and PAL standards and accepts full and
SIF size input data with rectangular (ITU-R BT.601) and
square pixel ratios. It operates from a single clock at twice
the pixel clock rate determined by the operating mode.
The HMP8156’s video timing control is flexible. It may oper-
ate as the master generating the system’s video timing con-
trol signals or it may accept external timing controls. The
polarity of the timing controls and the number of active pixels
and lines are programmable.
input format selected in the input format register. The defini-
tion for each mode is shown in Table 2.
YCbCr Pixel Data
The HMP8156 accepts 4:2:2 sampled YCbCr input data.
The luminance and color difference signals are each 8 bits,
scaled 0 to 255. Values outside their nominal ranges (16-
235 for Y and 16-240 for Cb and Cr) are processed normally.
The color difference signals are time multiplexed into one 8-
bit bus beginning with a Cb sample. The Y and CbCr busses
may be input in parallel (16-bit mode) or may be time multi-
plexed and input as a single bus (8-bit mode). The single
bus may also contain SAV and EAV video timing reference
codes (ITU-R BT.656 mode).
RGB Data
The HMP8156 accepts 4:4:4 sampled RGB component
video input data. The color signals may be (8,8,8) for 24-bit
mode or (5,6,5) for 16-bit mode. In 24-bit mode, they are
scaled 0 to 255, black to white. In 16-bit mode, the encoder
left shifts the input so that it has the same scale as 24-bit
input. The RGB data may be linear or gamma corrected; if
enabled, the encoder will gamma correct the input data.
Overlay Data
The HMP8156 accepts 5 bits of pixel overlay input data and
combines it with the input pixel data. The data specifies an
overlay color and the fractions of the new and original colors
to be summed.
Blue Screen Generation
In blue screen mode, the HMP8156 ignores the pixel input
data and generates a solid, blue screen. The overlay inputs
may be used to place information over the blue screen.
pixel basis. The overlay color palette is shown in Table 1.
TABLE 1. OVERLAY COLOR PALETTE
OL2-OL0
000
001
010
011
100
101
110
111
COLOR
Pixel Data
75% Blue
75% Red
75% Magenta
75% Green
75% Cyan
75% Yellow
100% White
Pixel Data Input Formats
The HMP8156 accepts pixel data via the P0-P23 input pins.
The definition of each pixel input pin is determined by the
Input Processing
COLOR SPACE CONVERSION
For linear RGB input formats, the encoder applies gamma-
correction using a selectable gamma value of 1/2.2 or 1/2.8.
The gamma-corrected RGB data from either the correction
function in linear mode or the input port otherwise is con-
verted to 4:4:4 sampled YCbCr data.
For the YCbCr input formats, the encoder converts the 4:2:2
sampled data to 4:4:4 sampled data. The conversion is done
by 2x upsampling the Cb and Cr data. The upsampling func-
tion uses linear interpolation.
OVERLAY PROCESSING
The HMP8156 accepts overlay data via the OL0-OL2, M0,
and M1 pins. Overlay mixing is done using the 4:4:4 YCbCr
pixel data from the color space converter. The YCbCr data
following overlay processing is used as input data by the
video processing functions.
The OL0-OL2 inputs select the color to be mixed with the
pixel data. Overlay colors 1-7 are standard color bar colors.
Overlay color 0 is special and disables mixing on a pixel by
Note that overlay capability is not available when the 24-bit
RGB input format is used.
The encoder provides 4 methods for mixing the overlay data
with the pixel data: disabled, external mixing, internal mixing
and no mixing. The method used is selected in the input for-
mat control register.
Overlay Mixing: Disabled
When overlay mixing is disabled, the OL0-OL2, M0, and M1
inputs are ignored and the pixel data is not changed.
3
HMP8156
TABLE 2. PIXEL DATA INPUT FORMATS
16-BIT
4:2:2
YCBCR
Cb0, Cr0
Cb1, Cr1
Cb2, Cr2
Cb3, Cr3
Cb4, Cr4
Cb5, Cr5
Cb6, Cr6
Cb7, Cr7
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y0, Cb0, Cr0
Y1, Cb1, Cr1
Y2, Cb2, Cr2
Y3, Cb3, Cr3
Y4, Cb4, Cr4
Y5, Cb5, Cr5
Y6, Cb6, Cr6
Y7, Cb7, Cr7
8-BIT
4:2:2
YCBCR
16-BIT
RGB
(5, 6, 5)
B0
B1
B2
B3
B4
G0
G1
G2
Ignored
G3
G4
G5
R0
R1
R2
R3
R4
PIN
NAME
P0
P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
P22
P23
BT.656
Ignored
BLUE
SCREEN
24-BIT
RGB
B0
B1
B2
B3
B4
B5
B6
B7
G0
G1
G2
G3
G4
G5
G6
G7
R0
R1
R2
R3
R4
R5
R6
R7
YCbCr Data,
SAV and EAV
Sequences
OL0
OL1
OL2
M0
M1
-
-
-
Overlay Mixing: External
When external overlay mixing is selected, mixing of overlay
data and pixel data is controlled by the M1 and M0 inputs.
M1 and M0 indicate the mixing level between the pixel inputs
and the overlay inputs, on a pixel-by-pixel basis. M1 and M0
are ignored if OL2-OL0 = 000. Otherwise, they select the
percentage of each color to sum as shown in Table 3.
TABLE 3. OVERLAY MIXING FACTORS
% OVERLAY
COLOR
0
12.5
87.5
100
% PIXEL
COLOR
100
87.5
12.5
0
before the selection of the overlay color (OL2-OL1!= 000).
The first pixel output before the overlay uses 12.5% overlay
color plus 87.5% pixel color. The next output is aligned with
the selection of the overlay color and uses 87.5% overlay
color plus 12.5% pixel color. Additional outputs use 100%
overlay color.
When going from overlay to pixel data, mixing starts one
pixel before the selection of the pixel color (OL2-OL0 = 000).
The last pixel output of the overlay uses 87.5% overlay color
plus 12.5% pixel color. The next output uses 12.5% overlay
color plus 87.5% pixel color. Additional outputs use 100%
pixel color.
When going from one overlay color to another, mixing starts
one pixel before the selection of the new overlay color, and
uses 12.5% new overlay color plus 87.5% old overlay color.
The next output is aligned with the selection of the new over-
lay color and uses 87.5% new overlay color plus 12.5% old
overlay color. Additional outputs use 100% new overlay
color.
Overlay Mixing: No Mixing
With no overlay mixing selected, whenever the OL0-OL2
inputs are non-zero, the overlay color is displayed. The M0
and M1 inputs are ignored, and no internal mixing is done.
Essentially, this is a hard switch between overlay and pixel
data. In this mode, there is no minimum number of pixels an
overlay color or pixel color must be selected.
2X Upscaling
M1, M0
00
01
10
11
In external mixing mode, there is no minimum number of pix-
els an overlay color or pixel color must be selected. The mix-
ing level may also vary at any rate.
Overlay Mixing: Internal
Mixing of overlay and pixel data may also be controlled inter-
nally, and the M1 and M0 input pins are ignored. A transition
from pixel data to overlays, from overlays to pixel data, or
between different overlay colors triggers the mixing function.
An overlay color must be selected for a minimum of three
pixels for proper overlay operation in this mode. Internal
overlay mixing should not be used with the BT.656 input for-
mat.
When going from pixel to overlay data, mixing starts one pixel
4
HMP8156
Following overlay processing, 2X upscaling may optionally
be applied to the pixel data. In this mode, the HMP8156
accepts SIF resolution video at 50 or 59.94
frames
per sec-
ond and generates standard interlaced video at 262.5 lines
per field (240 active) at 59.94
fields
per second for (M,
NSM) NTSC and (M) PAL, and 312.5 lines per field (288
active) at 50 fields per second for (B, D, G, H, I, N, CN) PAL.
This mode of operation allows SIF video to be upscaled to
full resolution and recorded on a VCR or displayed on a TV.
The input pixel data rate is reduced by half when 2X upscal-
ing is enabled. The color space conversion generates, and
the overlay mixer uses, 2:2:2 YCbCr data instead of 4:4:4
data. For rectangular pixel NTSC and PAL video, the input
rate is 6.75MHz during the active portion of each line instead
of 13.5MHz. Example SIF input resolutions and resulting
output resolutions are shown in Table 4.
TABLE 4. TYPICAL RESOLUTIONS FOR 2X UPSCALING
INPUT ACTIVE
RESOLUTION
352 x 240
352 x 288
320 x 240
384 x 288
OUTPUT ACTIVE
RESOLUTION
704 x 480
704 x 576
640 x 480
768 x 576
frame of SIF size input has about the same number of lines
as a field of full size input. After 2X upscaling, the input is
4:4:4 YCbCr data ready for video processing.
Pixel Input and Control Signal Timing
The pixel input timing and the video control signal input/out-
put timing of the HMP8156 depend on the part’s operating
mode. The periods when the encoder samples its inputs and
generates its outputs are summarized in Table 5.
Figures 1-9 show the timing of CLK, CLK2, BLANK, and the
pixel and overlay input data with respect to each other.
BLANK may be an input or an output; the figures show both.
When it is an input, BLANK must arrive coincident with the
pixel and overlay input data; all are sampled at the same
time.
When BLANK is an output, its timing with respect to the pixel
and overlay inputs depends on the blank timing select bit in
the timing_I/O_1 register. If the bit is cleared, the HMP8156
deasserts BLANK one CLK cycle before it samples the pixel
and overlay inputs. As shown in the timing figures, the
encoder samples the inputs 1-7 CLK2 periods after negating
BLANK, depending on the operating mode.
If the bit is set, the encoder deasserts BLANK during the
same CLK cycle in which it samples the input data. In effect,
the input data must arrive one CLK cycle earlier than when
the bit is cleared. This mode is not shown in the figures.
The HMP8156 performs horizontal 2X upscaling by linear
interpolation. The vertical scaling is done by line duplication.
For typical line duplication, the same frame of SIF pixel input
data is used for both the odd and even fields. Note that a
2X UPSCALING
INPUT PORT SAMPLING
TABLE 5. PIXEL INPUT AND CONTROL SIGNAL I/O TIMING
VIDEO TIMING CONTROL
(NOTE)
CLK FREQUENCY
INPUT FORMAT
8-Bit YCbCr
PIXEL DATA
Every rising edge
of CLK2
Rising edge of
CLK2 when CLK
is low.
OVERLAY DATA
Same edge that
latches Y
Same edge that
latches Y data
INPUT SAMPLE
Every rising edge
of CLK2
Rising edge of
CLK2 when CLK
is low.
OUTPUT ON
Any rising edge of
CLK2
Rising edge of
CLK2 when CLK
is high.
Rising edge of
CLK2 when CLK
is high.
Either rising
CLK2 edge when
CLK is high
Any rising edge of
CLK2
INPUT
Ignored
OUTPUT
One-half
CLK2
Off
On
One-half CLK2
16-Bit YCbCr,
16-Bit RGB,
or
24-Bit RGB
Off
Rising edge of CLK2 when CLK is low
One-half CLK2
On
2nd rising edge of CLK2 when CLK is low
One-fourth CLK2
BT.656
Off
Every rising edge
of CLK2
Same edge that
latches Y
Not Allowed
Ignored
One-half
CLK2
On
Not Available
NOTE: Video timing control signals include HSYNC, VSYNC, BLANK and FIELD. The sync and blanking I/O directions are independent;
FIELD is always an output.
8-Bit YCbCr Format without 2X Upscaling
When 8-bit YCbCr format is selected and 2X upscaling is not
enabled, the data is latched on each rising edge of CLK2.
The pixel data must be [Cb Y Cr Y’ Cb Y Cr Y’. . . ], with the
first active data each scan line being Cb data. Overlay data
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
