电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HY57V281620HCLT-7

产品描述4 Banks x 2M x 16bits Synchronous DRAM
产品类别存储    存储   
文件大小95KB,共13页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HY57V281620HCLT-7概述

4 Banks x 2M x 16bits Synchronous DRAM

HY57V281620HCLT-7规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称SK Hynix(海力士)
零件包装代码TSOP2
包装说明TSOP2, TSOP54,.46,32
针数54
Reach Compliance Codecompli
ECCN代码EAR99
访问模式FOUR BANK PAGE BURST
最长访问时间5.4 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)143 MHz
I/O 类型COMMON
交错的突发长度1,2,4,8
JESD-30 代码R-PDSO-G54
长度22.238 mm
内存密度134217728 bi
内存集成电路类型SYNCHRONOUS DRAM
内存宽度16
功能数量1
端口数量1
端子数量54
字数8388608 words
字数代码8000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织8MX16
输出特性3-STATE
封装主体材料PLASTIC/EPOXY
封装代码TSOP2
封装等效代码TSOP54,.46,32
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度)NOT SPECIFIED
电源3.3 V
认证状态Not Qualified
刷新周期4096
座面最大高度1.194 mm
自我刷新YES
连续突发长度1,2,4,8,FP
最大待机电流0.001 A
最大压摆率0.24 mA
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)3.3 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子形式GULL WING
端子节距0.8 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
宽度10.16 mm

HY57V281620HCLT-7文档预览

HY57V281620HC(L)T
4 Banks x 2M x 16bits Synchronous DRAM
DESCRIPTION
The Hynix HY57V281620HC(L)T is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications
which require large memory density and high bandwidth. HY57V281620HC(L)T is organized as 4banks of 2,097,152x16
HY57V281620HC(L)T is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are syn-
chronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and
output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated
by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of
read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst
read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)
FEATURES
Single 3.3±0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm
of pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by UDQM or LDQM
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or Full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V281620HCT-6
HY57V281620HCT-7
HY57V281620HCT-K
HY57V281620HCT-H
HY57V281620HCT-8
HY57V281620HCT-P
HY57V281620HCT-S
HY57V281620HCLT-6
HY57V281620HCLT-7
HY57V281620HCLT-K
HY57V281620HCLT-H
HY57V281620HCLT-8
HY57V281620HCLT-P
HY57V281620HCLT-S
Clock Frequency
166MHz
143MHz
133MHz
133MHz
125MHz
100MHz
100MHz
166MHz
143MHz
133MHz
133MHz
125MHz
100MHz
100MHz
Power
Organization
Interface
Package
Normal
4Banks x 2Mbits
x16
LVTTL
400mil 54pin TSOP II
Low power
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of
circuits described. No patent licenses are implied.
Rev. 0.2/Aug. 01
HY57V281620HC(L)T
PIN CONFIGURATION
V
DD
DQ0
V
DDQ
DQ1
DQ2
V
SSQ
DQ3
DQ4
V
DDQ
DQ5
DQ6
V
SSQ
DQ7
V
DD
LDQM
/WE
/CAS
/RAS
/CS
BA0
BA1
A10/AP
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
V
SS
DQ15
V
SSQ
DQ14
DQ13
V
DDQ
DQ12
DQ11
V
SSQ
DQ10
DQ9
V
DDQ
DQ8
V
SS
NC
UDQM
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
V
SS
54pin TSOP II
400mil x 875mil
0.8mm pin pitch
PIN DESCRIPTION
PIN
CLK
Clock
PIN NAME
DESCRIPTION
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
Enables or disables all inputs except CLK, CKE, UDQM and LDQM
Selects bank to be activated during RAS activity
Selects bank to be read/written during CAS activity
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA8
Auto-precharge flag : A10
RAS, CAS and WE define the operation
Refer function truth table for details
Controls output buffers in read mode and masks input data in write mode
Multiplexed data input / output pin
Power supply for internal circuits and input buffers
Power supply for output buffers
No connection
CKE
CS
BA0, BA1
Clock Enable
Chip Select
Bank Address
A0 ~ A11
Address
Row Address Strobe, Col-
umn Address Strobe, Write
Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
No Connection
RAS, CAS, WE
UDQM, LDQM
DQ0 ~ DQ15
V
DD
/V
SS
V
DDQ
/V
SSQ
NC
Rev. 0.2/Aug. 01
3
HY57V281620HC(L)T
FUNCTIONAL BLOCK DIAGRAM
2Mbit x 4banks x 16 I/O Synchronous DRAM
Self refresh logic
& timer
Internal Row
counter
CLK
Row active
2Mx16 Bank 3
Row
Pre
Decoders
2Mx16 Bank 2
X decoders
X decoders
2Mx16 Bank 1
2Mx16 Bank 0
X decoders
DQ0
DQ1
I/O Buffer & Logic
Sense AMP & I/O Gate
X decoders
CKE
CS
State Machine
RAS
CAS
WE
UDQM
LDQM
refresh
Column
Active
Memory
Cell
Array
Column
Pre
Decoders
Y decoders
DQ14
DQ15
Bank Select
Column Add
Counter
A0
A1
Address buffers
A11
BA0
BA1
Address
Registers
Burst
Counter
Mode Registers
CAS Latency
Data Out Control
Pipe Line Control
Rev. 0.2/Aug. 01
4
HY57V281620HC(L)T
ABSOLUTE MAXIMUM RATINGS
Parameter
Ambient Temperature
Storage Temperature
Voltage on Any Pin relative to V
S S
Voltage on V
DD
relative to V
SS
Short Circuit Output Current
Power Dissipation
Soldering Temperature
Time
T
A
T
STG
V
IN
, V
OUT
V
DD,
V
DDQ
I
O S
P
D
T
SOLDER
Symbol
0 ~ 70
-55 ~ 125
-1.0 ~ 4.6
-1.0 ~ 4.6
50
1
260
10
Rating
°C
°C
V
V
mA
W
°C ⋅
Sec
Unit
Note :
Operation at above absolute maximum rating can adversely affect device reliability.
DC OPERATING CONDITION
(T
A
=0 to 70°C )
Parameter
Power Supply Voltage
Input High voltage
Input Low voltage
Symbol
V
DD
, V
DDQ
V
IH
V
IL
Min
3.0
2.0
-0.3
Typ
3.3
3.0
0
Max
3.6
V
DDQ
+ 0.3
0.8
Unit
V
V
V
Note
1
1,2
1,3
Note :
1.All voltages are referenced to V
SS
= 0V
2.V
IH
(max) is acceptable 5.6V AC pulse width with <=3ns of duration.
3.V
IL
(min) is acceptable -2.0V AC pulse width with <=3ns of duration.
AC OPERATING TEST CONDITION
(T
A
=0 to 70°
C,
V
DD
=3.3
±
0.3V, V
SS
=0V)
Parameter
AC Input High / Low Level Voltage
Input Timing Measurement Reference Level Voltage
Input Rise / Fall Time
Output Timing Measurement Reference Level Voltage
Output Load Capacitance for Access Time Measurement
Symbol
V
IH
/ V
IL
Vtrip
tR / tF
Voutref
C
L
Value
2.4/0.4
1.4
1
1.4
50
Unit
V
V
ns
V
pF
1
Note
Note :
1.Output load to measure access times is equivalent to two TTL gates and one capacitor (50pF). For details, refer to AC/DC output
load circuit
Rev. 0.2/Aug. 01
5
HY57V281620HC(L)T
CAPACITANCE
(TA=25°C, f=1MHz)
-6/K/H
Parameter
Pin
Symbol
Min
Input capacitance
CLK
A0 ~ A11, BA0, BA1, CKE, CS, RAS, CAS ,
WE, UDQM, LDQM
Data input / output capacitance
DQ0 ~ DQ15
C
I1
CI
2
2.5
2.5
Max
3.5
3.8
Min
2.5
2.5
Max
4.0
5.0
pF
pF
-8/P/S
Unit
C
I/O
4.0
6.5
4.0
6.5
pF
OUTPUT LOAD CIRCUIT
Vtt=1.4V
RT=250
Output
Output
50pF
50pF
DC Output Load Circuit
AC Output Load Circuit
DC CHARACTERISTICS I
(TA=0 to 70°
C,
V
DD
=3.3
±
0.3V)
Parameter
Input Leakage Current
Output Leakage Current
Output High Voltage
Output Low Voltage
I
LI
I
LO
V
OH
V
OL
Symbol
Min.
-1
-1
2.4
-
Max
1
1
-
0.4
Unit
uA
uA
V
V
Note
1
2
I
OH
= -2mA
I
OL
= +2mA
Note :
1.V
IN
= 0 to 3.6V, All other pins are not tested under V
IN
=0V
2.D
OUT
is disabled, V
OUT
=0 to 3.6
Rev. 0.2/Aug. 01
6

HY57V281620HCLT-7相似产品对比

HY57V281620HCLT-7 HY57V281620HCT-7 HY57V281620HCT HY57V281620HCLT-S HY57V281620HCLT-P HY57V281620HCLT-K HY57V281620HCLT-H HY57V281620HCLT-8 HY57V281620HCLT-6
描述 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM 4 Banks x 2M x 16bits Synchronous DRAM
是否Rohs认证 不符合 不符合 - 不符合 不符合 不符合 不符合 - 不符合
厂商名称 SK Hynix(海力士) SK Hynix(海力士) - SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
零件包装代码 TSOP2 TSOP2 - TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
包装说明 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 - TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32 TSOP2, TSOP54,.46,32
针数 54 54 - 54 54 54 54 54 54
Reach Compliance Code compli unknow - compli compli compli compli unknow compli
ECCN代码 EAR99 EAR99 - EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 FOUR BANK PAGE BURST FOUR BANK PAGE BURST - FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST FOUR BANK PAGE BURST
最长访问时间 5.4 ns 5.4 ns - 6 ns 6 ns 5.4 ns 5.4 ns 6 ns 5.4 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH - AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 143 MHz 143 MHz - 100 MHz 100 MHz 133 MHz 133 MHz 125 MHz 166 MHz
I/O 类型 COMMON COMMON - COMMON COMMON COMMON COMMON COMMON COMMON
交错的突发长度 1,2,4,8 1,2,4,8 - 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8 1,2,4,8
JESD-30 代码 R-PDSO-G54 R-PDSO-G54 - R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54 R-PDSO-G54
长度 22.238 mm 22.238 mm - 22.238 mm 22.238 mm 22.238 mm 22.238 mm 22.238 mm 22.238 mm
内存密度 134217728 bi 134217728 bi - 134217728 bi 134217728 bi 134217728 bi 134217728 bi 134217728 bi 134217728 bi
内存集成电路类型 SYNCHRONOUS DRAM SYNCHRONOUS DRAM - SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM SYNCHRONOUS DRAM
内存宽度 16 16 - 16 16 16 16 16 16
功能数量 1 1 - 1 1 1 1 1 1
端口数量 1 1 - 1 1 1 1 1 1
端子数量 54 54 - 54 54 54 54 54 54
字数 8388608 words 8388608 words - 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words 8388608 words
字数代码 8000000 8000000 - 8000000 8000000 8000000 8000000 8000000 8000000
工作模式 SYNCHRONOUS SYNCHRONOUS - SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C - 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 8MX16 8MX16 - 8MX16 8MX16 8MX16 8MX16 8MX16 8MX16
输出特性 3-STATE 3-STATE - 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSOP2 TSOP2 - TSOP2 TSOP2 TSOP2 TSOP2 TSOP2 TSOP2
封装等效代码 TSOP54,.46,32 TSOP54,.46,32 - TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32 TSOP54,.46,32
封装形状 RECTANGULAR RECTANGULAR - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE - SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度) NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED 260 NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
电源 3.3 V 3.3 V - 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
认证状态 Not Qualified Not Qualified - Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 4096 4096 - 4096 4096 4096 4096 4096 4096
座面最大高度 1.194 mm 1.194 mm - 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm 1.194 mm
自我刷新 YES YES - YES YES YES YES YES YES
连续突发长度 1,2,4,8,FP 1,2,4,8,FP - 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP 1,2,4,8,FP
最大待机电流 0.001 A 0.001 A - 0.001 A 0.001 A 0.001 A 0.001 A 0.001 A 0.001 A
最大压摆率 0.24 mA 0.24 mA - 0.2 mA 0.2 mA 0.22 mA 0.22 mA 0.2 mA 0.24 mA
最大供电电压 (Vsup) 3.6 V 3.6 V - 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 3 V 3 V - 3 V 3 V 3 V 3 V 3 V 3 V
标称供电电压 (Vsup) 3.3 V 3.3 V - 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
表面贴装 YES YES - YES YES YES YES YES YES
技术 CMOS CMOS - CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL - COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 GULL WING GULL WING - GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.8 mm 0.8 mm - 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
端子位置 DUAL DUAL - DUAL DUAL DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED 20 NOT SPECIFIED NOT SPECIFIED - NOT SPECIFIED
宽度 10.16 mm 10.16 mm - 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm 10.16 mm
RealViewMDK中国版开发工具“买一送一”活动现正举行!
活动登记网址:http://www.realview.com.cn/wen2-list.asp?id=2962007年5月24日,ARM和英蓓特联合发布RealviewMDK中国版开发套件,时至今日,一年时间里,RealviewMDK以其强大功能,实惠的 ......
iaiwork21 stm32/stm8
Timer_A 问题!!
我使用的是Timer_A3,我将三个定时器全用,一个用来PWM输出,一个做捕获,另一个作定时器,但是在使用中发现,PWM受捕获影响,可是在书上说他们互相独立不受影响啊 !那位 用过给点意见!谢了...
pcb27889967 微控制器 MCU
可调光家用消防照明应急照明灯
在SOSO的大力帮助和耐心鼓励下,我的PCB板子终于拿到手了,我十分感谢SOSO ,感谢电子工程世界,感谢MAXIM,我相信通过大家努力一定会让第四代照明灯—LED照明推广,也会让MAXIM设计的LED驱动芯片 ......
qwertyuiop11111 DIY/开源硬件专区
EEWORLD大学堂----直播回放: 英飞凌应用于变频家电和中小功率工业变频控制领域的产品:iMOTION?
直播回放: 英飞凌应用于变频家电和中小功率工业变频控制领域的产品:iMOTION?:https://training.eeworld.com.cn/course/4712...
hi5 综合技术交流
玩转WCDMA商务应用——网络设置篇
本身我比较喜欢玩智能机,最近又热炒3G网络,所以也去凑了个热闹,不仅换了新机,上个月中也一块儿办了WCDMA的186套餐,现在只要半价,93块还比较超值(希望一直是这价钱就好了,哈哈!)包括5 ......
开善寺 无线连接
CE中创建圆形按钮
不是指贴圆形图片,要按钮是圆形的 我看有个Region的概念,但CE似乎不支持创建圆形Region的API:CreateEllipticRgn 请教高手有没有其他方法...
wanliinthesky 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1542  500  99  1534  234  13  2  11  19  58 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved