uPSD32xx
8032 MCU with USB and Programmable Logic
DATA BRIEFING
FEATURES SUMMARY
■
■
■
■
bs
O
■
■
FAST 8-BIT 8032 MCU
– 40MHz at 5.0V, 24MHz at 3.3V
– Core, 12-clocks per instruction
DUAL FLASH MEMORIES WITH MEMORY
MANAGEMENT
– Place either memory into 8032 program
address space or data address space
– READ-while-WRITE operation for In-
Application Programming and EEPROM
emulation
– Single voltage program and erase
– 100K minimum erase cycles, 15-year
retention
CLOCK, RESET, AND SUPPLY
MANAGEMENT
– SRAM is Battery Backup capable
– Normal, Idle, and Power Down Modes
– Power-on and Low Voltage reset
supervisor
– Programmable Watchdog Timer
PROGRAMMABLE LOGIC, GENERAL
PURPOSE
– 16 macrocells
– Implements state machines, glue-logic,
and so forth
COMMUNICATION INTERFACES
– USB v1.1, low-speed 1.5Mbps, 3
endpoints
– I
2
C Master/Slave bus controller
– Two UARTs with independent baud rate
– Six I/O ports with up to 46 I/O pins
– 8032 Address/Data bus available on
TQFP80 package
– 5 PWM outputs, 8-bit resolution
JTAG IN-SYSTEM PROGRAMMING
– Program the entire device in as little as
10 seconds
Figure 1. Packages
et
l
o
ro
P
e
uc
d
s)
t(
O
-
so
b
te
le
TQFP52 (T)
52-lead, Thin,
Quad, Flat
ro
P
uc
d
s)
t(
TQFP80 (U)
80-lead, Thin,
Quad, Flat
■
■
■
A/D CONVERTER
– Four channels, 8-bit resolution, 10µs
TIMERS AND INTERRUPTS
– Three 8032 standard 16-bit timers
– 10 Interrupt sources with two external
interrupt pins
Single Supply Voltage
– 4.5 to 5.5V
– 3.0 to 3.6V
November 2004
For further information contact your local ST sales office.
1/8
uPSD32xx
Table 1. Device Summary
Part Number
uPSD3212C-40T6
uPSD3212CV-24T6
uPSD3212C-40U6
uPSD3212CV-24U6
uPSD3233B-40T6
uPSD3233BV-24T6
uPSD3233B-40U6
uPSD3233BV-24U6
uPSD3234A-40T6
uPSD3234A-40U6
uPSD3234BV-24U6
uPSD3253B-40T6
uPSD3253BV-24T6
uPSD3254BV-24U6
uPSD3254A-40T6
uPSD3254A-40U6
Max
1st
2nd
SRAM
Clock Flash
Flash
GPIO
(bytes)
(MHz) (bytes) (bytes)
40
24
40
24
40
24
40
24
40
40
24
40
24
24
40
40
64K
64K
64K
64K
128K
128K
128K
128K
256K
256K
256K
128K
128K
256K
256K
256K
16K
16K
16K
16K
32K
32K
32K
32K
32K
32K
32K
32K
32K
32K
32K
32K
2K
2K
2K
2K
8K
8K
8K
8K
8K
8K
8K
32K
32K
32K
32K
32K
37
37
46
46
37
37
46
46
37
46
46
37
37
USB
No
No
No
No
No
No
No
No
Yes
Yes
No
No
No
8032
Bus
No
No
Yes
Yes
No
No
Yes
Yes
No
Yes
Yes
V
CC
(V)
4.5-5.5
3.0-3.6
4.5-5.5
3.0-3.6
4.5-5.5
3.0-3.6
4.5-5.5
3.0-3.6
4.5-5.5
4.5-5.5
3.0-3.6
Pkg.
Temp.
TQFP52 –40°C to 85°C
TQFP52 –40°C to 85°C
TQFP80 –40°C to 85°C
TQFP80 –40°C to 85°C
TQFP52 –40°C to 85°C
TQFP52 –40°C to 85°C
TQFP80 –40°C to 85°C
TQFP80 –40°C to 85°C
TQFP52 –40°C to 85°C
TQFP80 –40°C to 85°C
46
bs
O
et
l
o
ro
P
e
uc
d
s)
t(
O
-
37
so
b
No
Yes
Yes
t
le
No
No
No
P
e
ro
uc
d
s)
t(
TQFP80 –40°C to 85°C
TQFP52 –40°C to 85°C
4.5-5.5
3.0-3.6
3.0-3.6
4.5-5.5
4.5-5.5
TQFP52 –40°C to 85°C
TQFP80 –40°C to 85°C
TQFP52 –40°C to 85°C
TQFP80 –40°C to 85°C
Yes
46
Yes
2/8
uPSD32xx
SUMMARY DESCRIPTION
The uPSD32xx Series combines a fast 8051-
based microcontroller with a flexible memory
structure, programmable logic, and a rich periph-
eral mix including USB, to form an ideal embedded
controller. At its core is an industry-standard 8032
MCU operating up to 40MHz.
A JTAG serial interface is used for In-System Pro-
gramming (ISP) in as little as 10 seconds, perfect
for manufacturing and lab development.
The USB 1.1 low-speed interface has one Control
endpoint and two Interrupt endpoints suitable for
HID class drivers.
The 8032 core is coupled to Programmable Sys-
tem Device (PSD) architecture to optimize the
8032 memory structure, offering two independent
banks of Flash memory that can be placed at vir-
tually any address within 8032 program or data ad-
dress space, and easily paged beyond 64K bytes
using on-chip programmable decode logic.
Figure 2. Block Diagram
uPSD32xx
(3) 16-bit
Timer/
Counters
(2)
External
Interrupts
8032
MCU
Core
Dual Flash memory banks provide a robust solu-
tion for remote product updates in the field through
In-Application Programming (IAP). Dual Flash
banks also support EEPROM emulation, eliminat-
ing the need for external EEPROM chips.
General purpose programmable logic (PLD) is in-
cluded to build an endless variety of glue-logic,
saving external logic devices. The PLD is config-
ured using the software development tool, PSD-
soft Express, available from the web at
www.st.com/psm,
at no charge.
The uPSD32xx also includes supervisor functions
such as a programmable watchdog timer and low-
voltage reset.
P3.0:7
P1.0:7
bs
O
P4.0:7
USB+,
USB–
et
l
o
SYSTEM BUS
ro
P
e
UART0
uc
d
I C
2
s)
t(
O
-
so
b
te
le
ro
P
uc
d
s)
t(
Programmable
Decode and
Page Logic
1st Flash Memory:
64K, 128K,
or 256K Bytes
2nd Flash Memory:
16K or 32K Bytes
SRAM:
2K, 8K, or 32K Bytes
(8) GPIO, Port A
(80-pin only)
PA0:7
PB0:7
PD1:2
(8) GPIO, Port 3
(8) GPIO, Port 1
General
Purpose
Programmable
Logic,
16 Macrocells
(8) GPIO, Port B
(2) GPIO, Port D
(4) GPIO, Port C
(4) 8-bit ADC
PC0:7
UART1
JTAG ISP
8032 Address/Data/Control Bus
(80-pin device only)
Supervisor:
Watchdog and Low-Voltage Reset
V
CC
, V
DD
, GND, Reset, Crystal In
(5) 8-bit PWM
MCU
Bus
(8) GPIO, Port 4
USB v1.1
Dedicated
Pins
AI10401
3/8
uPSD32xx
Figure 3. TQFP52 Connections
41 P1.7/ADC3
40 P1.6/ADC2
44 RESET_
46 VREF
45 GND
52 PB0
51 PB1
50 PB2
49 PB3
48 PB4
47 PB5
43 PB6
PD1/CLKIN 1
PC7 2
JTAG TDO 3
JTAG TDI 4
USB–(1) 5
PC4/TERR_ 6
USB+ 7
VCC 8
GND 9
PC3/TSTAT 10
PC2/VSTBY 11
JTAG TCK 12
JTAG TMS 13
42 PB7
39 P1.5/ADC1
38 P1.4/ADC0
37 P1.3/TXD1
36 P1.2/RXD1
35 P1.1/T2X
34 P1.0/T2
33 VCC
32 XTAL2
P4.7/PWM4 14
P4.6/PWM3 15
P4.5/PWM2 16
P4.4/PWM1 17
P4.3/PWM0 18
P4.2/DDC VSYNC 20
P4.1/DDC SCL 21
P4.0/DDC SDA 22
P3.0/RXD 23
P3.1/TXD 24
P3.2/EXINT0 25
Note: 1. Pull-up resistor required on pin 5 (2kΩ for 3V devices, 7.5kΩ for 5V devices).
bs
O
et
l
o
ro
P
e
uc
d
s)
t(
P3.3/EXINT1 26
O
-
GND 19
s
b
te
le
o
ro
P
31 XTAL1
30 P3.7/SCL1
28 P3.5/T1
27 P3.4/T0
uc
d
s)
t(
29 P3.6/SDA1
AI07423b
4/8
uPSD32xx
Figure 4. TQFP80 Connections
79 P3.2/EXINT0
75 P3.0/RXD0
64 P1.7/ADC3
61 P1.6/ADC2
77 P3.1/TXD0
68 RESET_
63 PSEN_
70 VREF
69 GND
72 PB5
71 NC(2)
PD2 1
P3.3 /EXINT1 2
PD1/CLKIN 3
ALE 4
PC7 5
JTAG/TDO 6
JTAG/TDI 7
USB–(1) 8
PC4/TERR_ 9
USB+ 10
NC(2) 11
VCC 12
GND 13
PC3/TSTAT 14
PC2/VSTBY 15
JTAG TCK 16
NC(2) 17
P4.7/PWM4 18
P4.6/PWM3 19
JTAG TMS 20
62 WR_
65 RD_
80 PB0
78 PB1
76 PB2
74 PB3
73 PB4
67 PB6
66 PB7
60 P1.5/ADC1
59 P1.4/ADC0
58 P1.3/TXD1
57 A11
56 P1.2/RXD1
P4.5/PWM2 23
P4.4/PWM1 25
P4.3/PWM0 27
P4.2/DDC VSYNC 30
P4.1/DDC SCL 31
P4.0/DDC SDA 33
bs
O
et
l
o
ro
P
e
PA7 21
uc
d
PA5 24
)-
(s
t
PA4 26
PA3 28
GND 29
b
O
PA2 32
so
t
le
P
e
ro
uc
d
55 A10
53 A9
54 P1.1/TX2
52 P1.0/T2
51 A8
50 VCC
49 XTAL2
48 XTAL1
47 AD7
s)
t(
46 P3.7/SCL1
45 AD6
44 P3.6/SDA1
43 AD5
42 P3.5/T1
41 AD4
PA6 22
PA1 34
PA0 35
AD0 36
AD1 37
AD2 38
AD3 39
P3.4/T0 40
AI07424b
Note: 1. Pull-up resistor required on pin 8 (2kΩ for 3V devices, 7.5kΩ for 5V devices).
2. NC = Not Connected.
5/8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
