IDT72T54252L5BBI,IDT72T54252L5BBI pdf中文资料,IDT72T54252L5BBI引脚图,IDT72T54252L5BBI电路-Datasheet-电子工程世界

Datasheet> 器件分类 > IDT72T54252L5BBI

文档预览

IDT72T54252L5BBI: 产品描述2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS; 文件大小517KB，共56页; 制造商IDT(艾迪悌); 官网地址http://www.idt.com/

下载文档选型对比全文预览

IDT72T54252L5BBI概述

2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS

文档预览

下载PDF文档

全文
预览

2.5V QUAD/DUAL TeraSync™ DDR/SDR FIFO

x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS

32,768 x 10 x 4/16,384 x 20 x 2

65,536 x 10 x 4/32,768 x 20 x 2

131,072 x 10 x 4/65,536 x 20 x 2

IDT72T54242

IDT72T54252

IDT72T54262

FEATURES

•

Choose from among the following memory organizations:

IDT72T54242 - 32,768 x 10 x 4/32,768 x 10 x 2

IDT72T54252 - 65,536 x 10 x 4/65,536 x 10 x 2

IDT72T54262 - 131,072 x 10 x 4/131,072 x 10 x 2

User Selectable Quad / Dual Mode - Choose between two or

four independent FIFOs

Quad Mode offers

- Eight discrete clock domain, (four write clocks & four read clocks)

- Four separate write ports, write data to four independent FIFOs

- 10-bit wide write ports

- Four separate read ports, read data from any of four independent FIFOs

- Independent set of status flags and control signals for each FIFO

Dual Mode offers

- Four discrete clock domain, (two write clocks & two read clocks)

- Two separate write ports, write data to two independent FIFOs

- 10-bit/20-bit wide write ports

- Two separate read ports, read data from any of two independent FIFOs

- Independent set of status flags and control signals for each FIFO

- Bus-Matching on read and write port x10/x20

- Maximum depth of each FIFO is the same as in Quad Mode

•

Up to 200MHz operating frequency or 2Gbps throughput in SDR mode

Up to 100MHz operating frequency or 2Gbps throughput in DDR mode

Double Data Rate, DDR is selectable, providing up to 400Mbps

bandwidth per data pin

User selectable Single or Double Data Rate modes on both the

write port(s) and read port(s)

All I/Os are LVTTL/ HSTL/ eHSTL user selectable

3.3V tolerant inputs in LVTTL mode

ERCLK and

EREN

Echo outputs on all read ports

Write enable

WEN

and Chip Select

WCS

input for each write port

Read enable

REN

and Chip Select

RCS

input for each read port

User Selectable IDT Standard mode (using

and

FF)

or FWFT

mode (using

and

OR)

Programmable Almost Empty and Almost Full flags per FIFO

Dedicated Serial Port for flag offset programming

Power Down pin minimizes power consumption

2.5V Supply Voltage

Available in a 324-pin PBGA, 1mm pitch, 19mm x 19mm

IEEE 1149.1 compliant JTAG port provides boundary scan function

Low Power, High Performance CMOS technology

Industrial temperature range (-40°C to +85°C)

Green parts available, see ordering information

FUNCTIONAL BLOCK DIAGRAMS

Quad Mode

RCLK0

REN0

RCS0

OE0

ERCLK0

EREN0

x10

FIFO 0

Data In

WCLK0

WEN0

WCS0

D[9:0]

x10

32,768 x 10

65,536 x 10

131,072 x 10

Q[9:0]

RCLK1

REN1

RCS1

OE1

ERCLK1

EREN1

FIFO 0

Data Out

FIFO 1

Data In D[19:10]

WCLK1

WEN1

WCS1

x10

32,768 x 10

65,536 x 10

131,072 x 10

FIFO 1

x10

FIFO 1

Q[19:10] Data Out

FIFO 2

Data In D[29:20]

WCLK2

WEN2

WCS2

x10

32,768 x 10

65,536 x 10

131,072 x 10

FIFO 2

RCLK2

REN2

RCS2

OE2

ERCLK2

EREN2

x10

Q[29:20]

RCLK3

REN3

RCS3

OE3

ERCLK3

EREN3

FIFO 2

Data Out

FIFO 3

Data In D[39:30]

WCLK3

WEN3

WCS3

x10

32,768 x 10

65,536 x 10

131,072 x 10

FIFO 3

x10

Q[39:30]

EF0/OR0

PAE0

EF1/OR1

PAE1

EF2/OR2

PAE2

EF3/OR3

PAE3

FIFO 3

Data Out

FF0/IR0

PAF0

FF1/IR1

PAF1

FF2/ IR2

PAF2

FF3/IR3

PAF3

Read Port

Flag Outputs

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The TeraSync is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2009

Write Port

Flag Outputs

6158 drw01

(See next page for Dual Mode)

FEBRUARY 2009

DSC-6158/4

IDT72T54242/72T54252/72T54262 2.5V QUAD/DUAL TeraSync

™

DDR/SDR FIFO

32K x 10 x 4/16K x 20 x 2, 64K x 10 x 4/32K x 20 x 2 and 128K x 10 x 4/64K x 20 x 2

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ......................................................................................................................................................................................................................... 1

Description ...................................................................................................................................................................................................................... 4

Pin Configuration ............................................................................................................................................................................................................. 6

Pin Descriptions ............................................................................................................................................................................................................... 7

Device Characteristics ................................................................................................................................................................................................... 11

DC Electrical Characteristics .......................................................................................................................................................................................... 12

AC Electrical Characteristics ........................................................................................................................................................................................... 14

AC Test Conditions ........................................................................................................................................................................................................ 15

Functional Description ................................................................................................................................................................................................... 17

Signal Descriptions ........................................................................................................................................................................................................ 23

JTAG Timing Specifications ............................................................................................................................................................................................ 29

List of Tables

Table 1 — Device Configuration .................................................................................................................................................................................... 17

Table 2 — Default Programmable Flag Offsets ................................................................................................................................................................ 17

Table 3 — Status Flags for IDT Standard mode ............................................................................................................................................................. 20

Table 4 — Status Flags for FWFT mode ........................................................................................................................................................................ 20

Table 5 — I/O Voltage Level Associations ....................................................................................................................................................................... 21

Table 6 — T

SKEW

Measurement ................................................................................................................................................................................... 27

List of Figures

Figure 1. Quad/Dual Block Diagram ................................................................................................................................................................................ 5

Figure 2a. AC Test Load ................................................................................................................................................................................................ 15

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 15

Figure 3. Programmable Flag Offset Programming Methods ........................................................................................................................................... 18

Figure 4. Offset Registers Serial Bit Sequence ................................................................................................................................................................ 19

Figure 5. Bus-Matching in Dual mode ............................................................................................................................................................................ 22

Figure 6. Echo Read Clock and Data Output Relationship .............................................................................................................................................. 27

Figure 7. Standard JTAG Timing ................................................................................................................................................................................... 28

Figure 8. JTAG Architecture ........................................................................................................................................................................................... 29

Figure 9. TAP Controller State Diagram ......................................................................................................................................................................... 30

Figure 10. Master Reset Timing ..................................................................................................................................................................................... 33

Figure 11. Partial Reset Timing ...................................................................................................................................................................................... 34

Figure 12. Write Cycle and Full Flag Timing (Quad mode, IDT Standard mode, SDR to SDR) ....................................................................................... 35

Figure 13. Write Cycle and Full Flag Timing (Quad mode, IDT Standard mode, DDR to DDR) ....................................................................................... 36

Figure 14. Write Cycle and Full Flag Timing (Dual mode, IDT Standard mode, DDR to SDR, x10 In to x20 Out) ............................................................ 37

Figure 15. Write Cycle and Full Flag (Dual mode, IDT Standard mode, SDR to DDR, x20 In to x10 Out) ....................................................................... 38

Figure 16. Write Cycle and Output Ready Timing (Quad mode, FWFT mode, SDR to SDR) .......................................................................................... 39

Figure 17. Write Cycle and Output Ready Timing (Quad mode, FWFT mode, DDR to DDR) .......................................................................................... 40

Figure 18. Read Cycle, Output Enable and Empty Flag Timing (Quad mode, IDT Standard mode, SDR to SDR) ........................................................... 41

Figure 19. Read Cycle, Output Enable and Empty Flag Timing (Quad mode, IDT Standard mode, DDR to DDR) .......................................................... 42

Figure 20. Read Cycle and Empty Flag Timing (Dual mode, IDT Standard mode, DDR to SDR, x20 In to x10 Out) ....................................................... 43

Figure 21. Read Cycle and Empty Flag Timing (Dual mode, IDT Standard mode, SDR to DDR, x10 In to x20 Out) ....................................................... 44

Figure 22. Read Timing and Output Ready Flag (Quad mode, FWFT mode, SDR to SDR) ........................................................................................... 45

Figure 23. Read Timing and Output Ready Timing (Quad mode, FWFT mode, DDR to DDR) ........................................................................................ 46

Figure 24. Read Cycle and Read Chip Select (Quad mode, IDT Standard mode, SDR to SDR) .................................................................................... 47

Figure 25. Read Cycle and Read Chip Select Timing (Quad mode, FWFT mode, SDR to SDR) .................................................................................... 48

Figure 26. Echo Read Clock and Read Enable Operation (Quad mode, IDT Standard mode, DDR to DDR) ................................................................. 49

Figure 27. Echo RCLK and Echo Read Enable Operation (Quad mode, FWFT mode, SDR to SDR) ............................................................................. 50

Figure 28. Echo Read Clock and Read Enable Operation (Quad mode, IDT Standard mode, SDR to SDR) .................................................................. 51

Figure 29. Loading of Programmable Flag Registers (IDT Standard and FWFT modes) ................................................................................................ 52

Figure 30. Reading of Programmable Flag Registers (IDT Standard and FWFT modes) ................................................................................................ 52

Figure 32. Synchronous Programmable Almost-Empty Flag Timing (Quad mode, IDT Standard and FWFT mode, SDR to SDR) ................................... 53

Figure 31. Synchronous Programmable Almost-Full Flag Timing (Quad mode, IDT Standard and FWFT mode, SDR to SDR) ....................................... 53

Figure 33. Asynchronous Programmable Almost-Full Flag Timing (Quad mode, IDT Standard and FWFT mode, SDR to SDR) ...................................... 54

Figure 34. Asynchronous Programmable Almost-Empty Flag Timing (Quad mode, IDT Standard and FWFT mode, SDR to SDR) .................................. 54

Figure 35. Power Down Operation ................................................................................................................................................................................ 55

FEBRUARY 11, 2009

IDT72T54252L5BBI相似产品对比

	IDT72T54252L5BBI	IDT72T54242	IDT72T54242L5BB	IDT72T54252	IDT72T54262	IDT72T54262L5BBI	IDT72T54262L5BB	IDT72T54252L5BB	IDT72T54242L5BBI
描述	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS	2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS

推荐资源

直流电焊机空载自动断电电路

HT-12C／HT-6337／A／B／C／D／F电路-a

TA7205AP音响IC电路图

5V精密电压基准电路

直流12V到交流220V逆变电源

AICl811组成的单节锂离子电池保护电路

多个中断使用怎么分配: 小弟近来程序需要使用到多个中断，定时器中断，串口收发中断，但这多个中断使用时怎样才能避免不冲突啊...; atom1212 微控制器 MCU

史上最奇葩稳压输出: 今天做了一个电路：变压器正负交流12V输入，接一个整流桥，算一算，就是得到30V左右的直流电压；后面接三个稳压芯片7815,7812,7805；上电，空载哦；我用万用表去测稳压怎么样，在78 ......; 零下12度半电源技术

dsp仿真器与tms320f2812的连接: ...; shicong

评测：STM32F769I-DISCO接入机智云，实现IoT开发远程控制等功能: 评测：STM32F769I-DISCO接入机智云，实现IoT开发远程控制等功能摘要：本文主要讲述如何使用STM32F769I-DISCO接入机智云，实现智能设备开发的过程。适合IoT爱好者、高校学生等入门参考。 ......; z3512641347 单片机

CPLD如何实现频率相加？: 最近再测试手上一个比较成熟的主板，CPLD的输入信号为60M/8192=7.324kHZ，CPLD的时钟为60MHZ，测试输出端竟然为7.5M+7.324k的频率。在CPLD中将主时钟8分频后与这个输入信号频率相加后输 ......; qiang6091 FPGA/CPLD

电子钟数码管很闪: 我做了电子钟。为什么都是很闪眼睛，好像电压不稳似的，我看公交上的没有这种现象！不知怎么回事？？？...; myhmz 单片机

英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
车载导航中人机语音交互系统的设计与实现

　　语音作为自然的人机接口，可以使车载导航系统实现更安全、更人性化的操作。通过国内外车载导航系统的功能对比可知，支持语音交互是车载导航系统的一个发展趋势。另外，市场信息服务公司J.D Power and Associates的调研数据也表明，56％的消费者更倾向于选择声控的导航系统。因此，开发车载语音导航系统是很有意义的。目前，国内已经具备开发车载语音导航系统的技术基础，特别是文语转换TTS技术...[详细]
基于ADPCM算法的汽车智能语音报警系统

　　为了防止汽车发生交通事故，当汽车智能检测装置探测到前方有危险时，必须向驾驶员发出警告信息。语音报警向驾驶员明确提示危险，以便驾驶员能及时准确地采取措施。因此，本文提出数字语音处理技术，先将各种状况的报警信息进行数字化采集、存储，遇到危险时，将判断危险类型并自动选择播放存储的报警信息。由于语音信息量大，直接存储需占用庞大的存储空间，为此，本文采用FPGA实现ADPCM(Adaptive Dif...[详细]
基于NXP LPC2148的微型尿液分析仪

项目概述　　我们设计的微型尿液分析仪可以检测尿液的十种参数，包括白细胞、亚硝酸盐、尿胆原、蛋白质、PH值、潜血、比重、酮体、胆红素和葡萄糖。　　在用户把浸没了尿液的试纸条放入仪器后，通过LPC2148控制LED光源进行分时发光，然后反射光通过光纤照射到CCD上，经过信号的采集和模数转换，并在微处理器中经过归一化的算法，将结果输出至LCD进行显示，或者根据需要传输至PC。并可以利用以太网接...[详细]
基于RF收发器的植入式医疗设备通信系统

　　Zarlink Semiconductor公司针对起搏器、神经刺激器、药泵以及其他此类植入式应用医疗设备的一款超低功率RF收发器芯片，其数据传输率高、功耗低，具有独特的唤醒电路。本文讨论了如何采用这款RF收发器实现体内通信系统的设计。　　集成电路(IC)和医疗设备的开发在过去30年同时得到了发展。电路技术的发展促使了日益复杂、高度集成和小型化医疗器械的发展。同时，保健成本的不断增长和人...[详细]
英飞凌首超意法瑞萨工业份额排名第一

　　据市场调研公司Semicast最近发表的研究报告，英飞凌（Infineon）首次在工业市场排名第一，超过了意法半导体（ST）和瑞萨（Renesas）科技。　　据这项反映2007年市场状况的研究报告，英飞凌的市场份额从上一年的6.4%上升到7.5%。意法半导体的份额则从7.8%降至7.0%。瑞萨科技的市场份额从5.4%提高到6.5%。德州仪器（TI）的市场从5.7%上升到6.3%，但它的排...[详细]
高速CMOS图像传感器及发展趋势

　　传感器架构可由两分式、四分式或一个像素阵列组成。输出可为并行模拟输出，或一个10位数字输出或数字串行 LVDS输出。每个输出可高达每秒5,000万次的采样速度，这样就能实现每秒55亿像素的吞吐量。迄今为止，该图像传感器是具有最高连续像素吞吐量的一款。图像质量至少达到10位精度，因此摄像头数字化之后，数据吞吐量可为每秒55Gbit。这样高速的应用通常需要6个电晶体快照像素，且需要较高的灵敏度和...[详细]
为无线设备提供电源的微型发电机

　　无线设备主要依靠电池供电，至少目前情况是这样。不过很快它们就能通过自身产生的动能来供电了。Perpetuum和Innos公司已经组成了一个联合队伍来开发一种依靠内嵌的硅器件来自供电的无线设备，这种硅器件通过收集环境振动能量来产生有用的电能。　　Perpetuum开发的机电系统比火柴盒还小，它由放在一根振动桁条上多个磁体构成。这些磁体通过一个线圈时就会产生一个高达4mW的电能，这一电能足够为...[详细]
加拿大“微型机器手” 可完好抓起细胞

　　据英国《新科学家》杂志今日报道，加拿大多伦多大学开发的新型微型机器手是一对微型的机器钳子，具有最灵敏的抓握，可抓起和移动一个细胞，而不破坏这个细胞。此微型机器手可用于组装细胞到人造组织结构中，或制造微米级和纳米级的装置。　　此机器钳子可施展小到20纳牛顿的力，1纳牛顿是十亿分之一牛顿。加拿大多伦多大学负责开发此项目的研究人员孙余(音译)表示，这是机器人首次能感受到它们如此轻微地抓握物体的...[详细]
合理布局是IC产业未来健康发展的关键

　　我国IC(集成电路)产业地区间发展差异显著，企业分布相对集中在北京(京津环渤海)、上海(长三角)和深圳(珠三角)三个地区。中西部地区IC产业在西安、成都、武汉等市的带动下正在迅速崛起。近年来，在相关政策推动下，IC产业集群效应日益显现，在北京、大连、上海、杭州、深圳、珠海以及中西部个别城市，初步形成了一批初具规模和各具特色的IC产业群。但同时，我们也发现在各地的产业园区和集成电路产业基地的建...[详细]
Fujitsu（富士通）发布SPARC64 Ⅶ处理器

2008 年 7 月 14 日 Fujitsu （富士通）发布了最新的 SPARC64VII 4 核处理器，并宣布将其配置于 SPARC Enterprise UNIX 服务器中高端的型号上。至此， SPARC Enterprise 中端型号“ M 4000 ” 、“ M 5000 ” 以及高端型号“ M8000 “和“ M 9000 ” 等...[详细]
Allegro推出新低电压双路直流电动机驱动器

2008 年 7 月 15 日，Allegro® 推出全新低电压双路全桥式电动机驱动器，旨在驱动一个双极步进电动机或两个直流电动机。此新型设备面向便携式电池供电应用，是 Allegro 低电压电动机驱动器产品系列之一。此设备各输出通道额定电流为 1 A，工作电源电压范围为 2.5 V 至 9 V，主要功能包括固定关断时间 PWM 电流控制、低开态电阻 DMOS 输出和峰值电流标记输出。 ...[详细]
一种基于FPGA控制全彩大屏幕显示的设计(图)

　　随着数字技术的飞速发展，各种数字显示屏也随即涌现出来有LED、LCD、DLP等，各种数字大屏幕的控制系统多种多样，有用ARM+FPGA脱机控制系统，也有用PC+DVI接口解码芯片+FPGA芯片联机控制系统，在这里我们讲述一种不仅可以用于控制全彩LED大屏幕的显示，而且还可以作为发送端输出高清图像数据。采用的联机控制系统对全彩LED大屏幕进行控制。即PC+DVI接口解码芯片+FPGA芯片+输出...[详细]
英特尔计划未来推出最新无线上网芯片

　　全球半导体龙头英特尔(Intel)7月15日推出搭配最新WiMAX无线通讯功能的芯片--Centrino 2，在笔记型电脑即将取代桌上型电脑之际，切入最新无线上网应用技术来扩大销售。　　Centrino 2的推出已较原定时间延后数月，相较2003年第一代内建无线上网功能Centrino时的轰动上市，英特尔在全球同步推出Centrino 2，态度显得低调许多。　　IDC亚太区个人系统研...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多