3.3 VOLT MULTIMEDIA FIFO
256 x 16, 512 x 16,
1,024 x 16, 2,048 x 16,
and 4,096 x 16
IDT72V11165, IDT72V12165
IDT72V13165, IDT72V14165
IDT72V15165
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
DESCRIPTION
The IDT72V11165/72V12165/72V13165/72V14165/72V15165 devices
are First-In, First-Out (FIFO) memories with clocked read and write controls.
These FIFOs have 16-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is written
into the Multimedia FIFO on every clock when
WEN
is asserted. The output port
is controlled by another clock pin (RCLK) and another enable pin (REN). The
Read Clock (RCLK) can be tied to the Write Clock for single clock operation or
the two clocks can run asynchronous of one another for dual-clock operation.
An Output Enable pin (OE) is provided on the read port for three-state control
of the output.
These Multimedia FIFOs support three fixed flags: Empty Flag (EF), Full
Flag (FF), and Half Full Flag (HF).
256 x 16-bit organization array (IDT72V11165)
512 x 16-bit organization array (IDT72V12165)
1,024 x 16-bit organization array (IDT72V13165)
2,048 x 16-bit organization array (IDT72V14165)
4,096 x 16-bit organization array (IDT72V15165)
15 ns read/write cycle time
5V input tolerant
Independent Read and Write Clocks
Empty/Full and Half-Full flag capability
Output enable puts output data bus in high-impedance state
Available in a 64-lead thin quad flatpack (10x10mm and 14x14mm
TQFP)
°
°
Industrial temperature range (–40°C to +85°C)
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN
WRITE
CONTROL
READ
CONTROL
RCLK
REN
FIFO ARRAY
D
0
- D
15
Data In
x16
OE
Q
0
- Q
15
Data Out
x16
RESET LOGIC
FLAG OUTPUTS
RS
EF
HF
FF
6359 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
1
2003
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
NOVEMBER 2003
DSC-6359/2
IDT72V11165/72V12165/72V13165/72V14165/72V15165 3.3V MULTIMEDIA FIFO
256 x 16, 512 x 16, 1,024 x 16, 2,048 x 16 and 4,096 x 16
INDUSTRIAL
TEMPERATURE RANGE
PIN 1
DNC
(1)
GND
WCLK
WEN
GND
V
CC
DNC
(1)
V
CC
FF
HF
DNC
(1)
DNC
(1)
Q
15
GND
Q
14
Q
13
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
D
12
D
13
D
14
D
15
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
GND
D
0
GND
RCLK
REN
V
CC
OE
RS
V
CC
GND
EF
Q
0
DNC
(1)
GND
Q
1
V
CC
PIN CONFIGURATIONS
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
Q
2
Q
3
GND
Q
4
Q
5
V
CC
Q
6
Q
7
GND
Q
8
Q
9
Q
10
Q
11
GND
Q
12
V
CC
6359 drw02
NOTE:
1. DNC = Do Not Connect.
STQFP (PP64-1, order code: TF)
TOP VIEW
PIN DESCRIPTION
Symbol
D0–D15
EF
FF
HF
OE
Q0–Q15
RCLK
REN
RS
WCLK
WEN
V
CC
GND
Name
Data Inputs
Empty Flag
Full Flag
Half-Full Flag
Output Enable
Data Outputs
Read Clock
Read Enable
Reset
Write Clock
Write Enable
Power
Ground
I/O
I
O
O
O
I
O
I
I
I
I
I
I
I
Data inputs for an 16-bit bus.
EF
indicates whether or not the FIFO memory is empty.
FF
indicates whether or not the FIFO memory is full.
The device is more than half full when
HF
is LOW.
When
OE
is LOW, the data output bus is active. If
OE
is HIGH, the output data bus will be in a high-impedance
state.
Data outputs for an 16-bit bus.
When
REN
is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
When
REN
is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When
REN
is HIGH,
the output register holds the previous data. Data will not be read from the FIFO if the
EF
is LOW.
When
RS
is set LOW, internal read and write pointers are set to the first location of the RAM array,
FF
goes HIGH, and
EF
goes LOW. A reset is required before an initial WRITE after power-up.
When
WEN
is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
When
WEN
is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When
WEN
is
HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the
FF
is LOW.
+3.3V power supply pins.
Ground pins.
2
Description
IDT72V11165/72V12165/72V13165/72V14165/72V15165 3.3V MULTIMEDIA FIFO
256 x 16, 512 x 16, 1,024 x 16, 2,048 x 16 and 4,096 x 16
INDUSTRIAL
TEMPERATURE RANGE
ABSOLUTE MAXIMUM RATINGS
Symbol
V
TERM
(2)
T
STG
I
OUT
Rating
Terminal Voltage
with respect to GND
Storage
Temperature
DC Output Current
Industrial
–0.5 to +5
–55 to +125
–50 to +50
Unit
V
°C
mA
RECOMMENDED DC OPERATING
CONDITIONS
Symbol
V
CC
GND
V
IH
V
IL
(1)
T
A
Parameter
Supply Voltage Industrial
Supply Voltage
Input High Voltage Industrial
Input Low Voltage Industrial
Operating Temperature
Industrial
Min.
3.0
0
2.0
-0.5
-40
Typ.
3.3
0
—
—
Max.
3.6
0
5.5
0.8
85
Unit
V
V
V
V
°C
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. V
CC
terminal only.
NOTE:
1. 1.5V undershoots are allowed for 10ns once per cycle.
DC ELECTRICAL CHARACTERISTICS
(Industrial: V
CC
= 3.3V
±
0.3V, TA = -40°C to +85°C)
IDT72V11165
IDT72V12165
IDT72V13165
IDT72V14165
IDT72V15165
Industrial
t
CLK
= 15 ns
Typ.
—
—
—
—
—
—
Symbol
I
LI
(1)
Parameter
Input Leakage Current (any input)
Output Leakage Current
Output Logic “1” Voltage, I
OH
= –2 mA
Output Logic “0” Voltage, I
OL
= 8 mA
Active Power Supply Current
Standby Current
Min.
–1
–10
2.4
—
—
—
Max.
1
10
—
0.4
30
5
Unit
µA
µA
V
V
mA
mA
I
LO
(2)
V
OH
V
OL
I
CC1
(3,4,5)
I
CC2
(3,6)
NOTES:
1. Measurements with 0.4
≤
V
IN
≤
V
CC
.
2.
OE
≥
V
IH,
0.4
≤
V
OUT
≤
V
CC
.
3. Tested with outputs disabled (I
OUT
= 0).
4. RCLK and WCLK toggle at 20 MHZ and data inputs switch at 10 MHz.
5. Typical I
CC1
= 2.04 + 0.88*f
S
+ 0.02*C
L
*f
S
(in mA).
These equations are valid under the following conditions:
V
CC
= 3.3V, T
A
= 25
°
C, f
S
= WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at f
S
/2, C
L
= capacitive load (in pF).
6. All Inputs = V
CC
- 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.
CAPACITANCE
(T
A
= +25
°
C, f = 1.0MHz)
Symbol
C
IN
(2)
C
OUT
(1,2)
Parameter
(1)
Input
Capacitance
Output
Capacitance
Conditions
V
IN
= 0V
V
OUT
= 0V
Max.
10
10
Unit
pF
pF
NOTES:
1. With output deselected, (OE
≥
V
IH
).
2. Characterized values, not currently tested.
3
IDT72V11165/72V12165/72V13165/72V14165/72V15165 3.3V MULTIMEDIA FIFO
256 x 16, 512 x 16, 1,024 x 16, 2,048 x 16 and 4,096 x 16
INDUSTRIAL
TEMPERATURE RANGE
AC ELECTRICAL CHARACTERISTICS
(Industrial: VCC = 3.3V ± 0.3V, TA = -40°C to +85°C)
Industrial
IDT72V11165
IDT72V12165
IDT72V13165
IDT72V14165
IDT72V15165
Symbol
f
S
t
A
t
CLK
t
CLKH
t
CLKL
t
DS
t
DH
t
ENS
t
ENH
t
RS
t
RSS
t
RSR
t
RSF
t
OLZ
t
OE
t
OHZ
t
WFF
t
REF
t
HF
t
SKEW1
Parameter
Clock Cycle Frequency
Data Access Time
Clock Cycle Time
Clock HIGH Time
Clock LOW Time
Data Set-up Time
Data Hold Time
Enable Set-up Time
Enable Hold Time
Reset Pulse Width
(2)
Reset Set-up Time
Reset Recovery Time
Reset to Flag and Output Time
Output Enable to Output in Low-Z
(3)
Output Enable to Output Valid
Output Enable to Output in High-Z
(3)
Write Clock to Full Flag
Read Clock to Empty Flag
Clock to Half-Full Flag
Skew time between Read Clock & Write Clock for
FF
and
EF
Min.
—
2
15
6
6
4
1
4
1
15
10
10
—
0
3
3
—
—
—
6
Max.
66.7
10
—
—
—
—
—
—
—
—
—
—
15
—
8
8
10
10
20
—
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES:
1. Industrial temperature range product for the 15ns speed grade available.
2. Pulse widths less than minimum values are not allowed.
3. Values guaranteed by design, not currently tested.
3.3V
330Ω
D.U.T.
AC TEST CONDITIONS
Input Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0V
3ns
1.5V
1.5V
See Figure 1
510Ω
30pF*
6359 drw03
Figure 1. Output Load
* Includes jig and scope capacitances.
4
IDT72V11165/72V12165/72V13165/72V14165/72V15165 3.3V MULTIMEDIA FIFO
256 x 16, 512 x 16, 1,024 x 16, 2,048 x 16 and 4,096 x 16
INDUSTRIAL
TEMPERATURE RANGE
FUNCTIONAL DESCRIPTION
WRITE/READ AND FLAG FUNCTION
To write data into to the FIFO, Write Enable (WEN) must be LOW. Data
presented to the DATA IN lines will be clocked into the FIFO on subsequent
transitions of the Write Clock (WCLK). After the first write is performed, the Empty
Flag (EF) will go HIGH. Subsequent writes will continue to fill up the FIFO.
If one continued to write data into the FIFO, and we assumed no read
operations were taking place, the Half-Full Flag (HF) would toggle to LOW once
the 129th (72V11165), 257th (72V12165), 513th (72V13165), 1,025th
(72V14165), and 2,049th (72V15165) word respectively was written into the
FIFO.
When the FIFO is full, the Full Flag (FF) will go LOW, inhibiting further write
operations. If no reads are performed after a reset,
FF
will go LOW after D writes
to the FIFO. D = 256 writes for the IDT72V11165, 512 for the IDT72V12165,
1,024 for the IDT72V13165, 2,048 for the IDT72V14165 and 4,096 for the
IDT72V15165, respectively.
If the FIFO is full, the first read operation will cause
FF
to go HIGH.
Subsequent read operations will cause the Half-Full Flag (HF) to go HIGH.
Continuing read operations will cause the FIFO to be empty. When the last word
has been read from the FIFO, the
EF
will go LOW inhibiting further read
operations.
REN
is ignored when the FIFO is empty.
To prevent data overflow,
FF
will go LOW, inhibiting further write operations.
Upon the completion of a valid read cycle,
FF
will go HIGH allowing a write to
occur. The
FF
flag is updated on the rising edge of WCLK.
READ CLOCK (RCLK)
Data can be read on the outputs on the LOW-to-HIGH transition of the Read
Clock (RCLK), when Output Enable (OE) is set LOW.
The Write and Read Clocks can be asynchronous or coincident.
READ ENABLE (REN)
When Read Enable is LOW, data is loaded from the RAM array into the output
register on the rising edge of every RCLK cycle if the device is not empty.
When the
REN
input is HIGH, the output register holds the previous data and
no new data is loaded into the output register. The data outputs Q
0
-Q
n
maintain
the previous data value.
Every word accessed at Q
n
, including the first word written to an empty FIFO,
must be requested using
REN.
When the last word has been read from the FIFO,
the Empty Flag (EF) will go LOW, inhibiting further read operations.
REN
is
ignored when the FIFO is empty. Once a write is performed,
EF
will go HIGH
allowing a read to occur. The
EF
flag is updated on the rising edge of RCLK.
OUTPUT ENABLE (OE)
When Output Enable (OE) is enabled (LOW), the parallel output buffers
receive data from the output register. When
OE
is disabled (HIGH), the Q output
data bus is in a high-impedance state.
SIGNAL DESCRIPTIONS
INPUTS
DATA IN (D
0
- D
15
)
Data inputs for 16-bit wide data.
OUTPUTS
FULL FLAG/INPUT READY (FF)
When the FIFO is full,
FF
will go LOW, inhibiting further write operations.
When
FF
is HIGH, the FIFO is not full. If no reads are performed after a reset,
FF
will go LOW after D writes to the FIFO. D = 256 writes for the IDT72V11165,
512 for the IDT72V12165, 1,024 for the IDT72V13165, 2,048 for the
IDT72V14165 and 4,096 for the IDT72V15165.
FF
is synchronous and updated on the rising edge of WCLK.
EMPTY FLAG/OUTPUT READY (EF)
When the FIFO is empty,
EF
will go LOW, inhibiting further read operations.
When
EF
is HIGH, the FIFO is not empty.
EF
is synchronous and updated on the rising edge of RCLK.
HALF-FULL FLAG (HF)
After half of the memory is filled, and at the LOW-to-HIGH transition of the next
write cycle, the Half-Full Flag goes LOW and will remain set until the difference
between the write pointer and read pointer is less than or equal to one half of
the total memory of the device. The Half-Full Flag (HF) is then reset to HIGH
by the LOW-to-HIGH transition of the Read Clock (RCLK). The
HF
is
asynchronous.
DATA OUTPUTS (Q0-Q15)
Data outputs for 16-bit wide data.
CONTROLS
RESET (RS)
Reset is accomplished whenever the Reset (RS) input is taken to a LOW
state. During reset, both internal read and write pointers are set to the first
location. A reset is required after power-up before a write operation can take
place. The Half-Full Flag (HF) to HIGH after t
RSF
. The Full Flag (FF) will reset
to HIGH. The Empty Flag (EF) will reset to LOW. During reset, the output register
is initialized to all zeros and the offset registers are initialized to their default values.
WRITE CLOCK (WCLK)
A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock
(WCLK). Data setup and hold times must be met with respect to the LOW-to-HIGH
transition of WCLK.
The Write and Read Clocks can be asynchronous or coincident.
WRITE ENABLE (WEN)
When the
WEN
input is LOW, data may be loaded into the FIFO RAM array
on the rising edge of every WCLK cycle if the device is not full. Data is stored
in the RAM array sequentially and independently of any ongoing read
operation.
When
WEN
is HIGH, no new data is written in the RAM array on each WCLK
cycle.
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
