BUK9230-55A
N-channel TrenchMOS logic level FET
Rev. 04 — 15 June 2010
Product data sheet
1. Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic
package using TrenchMOS technology. This product has been designed and qualified to
the appropriate AEC standard for use in automotive critical applications.
1.2 Features and benefits
Low conduction losses due to low
on-state resistance
Q101 compliant
Suitable for logic level gate drive
sources
Suitable for thermally demanding
environments due to 175 °C rating
1.3 Applications
12 V and 24 V loads
Automotive and general purpose
power switching
Motors, lamps and solenoids
1.4 Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
Quick reference data
Parameter
drain-source
voltage
drain current
total power
dissipation
drain-source
on-state
resistance
Conditions
T
j
≥
25 °C; T
j
≤
175 °C
V
GS
= 5 V; T
mb
= 25 °C;
see
Figure 1;
see
Figure 3
T
mb
= 25 °C; see
Figure 2
Min
-
-
-
Typ
-
-
-
Max Unit
55
38
88
V
A
W
Static characteristics
R
DSon
V
GS
= 4.5 V; I
D
= 15 A;
T
j
= 25 °C
V
GS
= 10 V; I
D
= 15 A;
T
j
= 25 °C
V
GS
= 5 V; I
D
= 15 A;
T
j
= 25 °C;
see
Figure 12;
see
Figure 13
Avalanche ruggedness
E
DS(AL)S
non-repetitive
I
D
= 34 A; V
sup
≤
55 V;
drain-source
R
GS
= 50
Ω;
V
GS
= 5 V;
avalanche energy T
j(init)
= 25 °C; unclamped
-
-
57.8 mJ
-
-
-
-
23
26
33
27
30
mΩ
mΩ
mΩ
Nexperia
BUK9230-55A
N-channel TrenchMOS logic level FET
2. Pinning information
Table 2.
Pin
1
2
3
mb
Pinning information
Symbol Description
G
D
S
D
gate
drain
source
mounting base; connected to
drain
2
1
3
mb
D
Simplified outline
Graphic symbol
G
mbb076
S
SOT428 (DPAK)
3. Ordering information
Table 3.
Ordering information
Package
Name
BUK9230-55A
DPAK
Description
plastic single-ended surface-mounted package (DPAK); 3 leads
(one lead cropped)
Version
SOT428
Type number
BUK9230-55A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 04 — 15 June 2010
2 of 14
Nexperia
BUK9230-55A
N-channel TrenchMOS logic level FET
4. Limiting values
Table 4.
Symbol
V
DS
V
DGR
V
GS
I
D
Limiting values
Parameter
drain-source voltage
drain-gate voltage
gate-source voltage
drain current
T
mb
= 25 °C; V
GS
= 5 V; see
Figure 1;
see
Figure 3
T
mb
= 100 °C; V
GS
= 5 V; see
Figure 1
I
DM
P
tot
T
stg
T
j
V
GSM
peak drain current
total power dissipation
storage temperature
junction temperature
peak gate-source
voltage
source current
peak source current
non-repetitive
drain-source
avalanche energy
pulsed; t
p
≤
50 µs
T
mb
= 25 °C; t
p
≤
10 µs; pulsed;
see
Figure 3
T
mb
= 25 °C; see
Figure 2
[1]
In accordance with the Absolute Maximum Rating System (IEC 60134).
Conditions
T
j
≥
25 °C; T
j
≤
175 °C
R
GS
= 20
Ω
Min
-
-
-10
-
-
-
-
-55
-55
-15
Typ
-
-
-
-
-
-
-
-
-
-
Max
55
55
10
38
27
154
88
175
175
15
Unit
V
V
V
A
A
A
W
°C
°C
V
Source-drain diode
I
S
I
SM
E
DS(AL)S
T
mb
= 25 °C
t
p
≤
10 µs; pulsed; T
mb
= 25 °C
I
D
= 34 A; V
sup
≤
55 V; R
GS
= 50
Ω;
V
GS
= 5 V; T
j(init)
= 25 °C; unclamped
-
-
-
-
-
-
38
154
57.8
A
A
mJ
Avalanche ruggedness
[1]
Peak drain current is limited by chip, not package.
BUK9230-55A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 04 — 15 June 2010
3 of 14
Nexperia
BUK9230-55A
N-channel TrenchMOS logic level FET
120
I
der
(%)
80
03aa24
120
P
der
(%)
80
03aa16
40
40
0
0
50
100
150
T
mb
(°C)
200
0
0
50
100
150
T
mb
(°C)
200
Fig 1.
Normalized continuous drain current as a
function of mounting base temperature
10
3
I
D
(A)
10
2
R
DSon
= V
DS
/ I
D
Fig 2.
Normalized total power dissipation as a
function of mounting base temperature
03na89
t
p
= 10
µs
100
µs
10
P
δ
=
t
p
T
D.C.
1 ms
10 ms
100 ms
10
V
DS
(V)
10
2
t
p
T
t
1
1
Fig 3.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
BUK9230-55A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 04 — 15 June 2010
4 of 14
Nexperia
BUK9230-55A
N-channel TrenchMOS logic level FET
5. Thermal characteristics
Table 5.
Symbol
R
th(j-mb)
Thermal characteristics
Parameter
thermal resistance
from junction to
mounting base
thermal resistance
from junction to
ambient
see
Figure 4
Conditions
Min
-
Typ
-
Max
1.7
Unit
K/W
R
th(j-a)
-
71.4
-
K/W
10
Z
th(j-mb)
(K/W)
03na90
1
δ
= 0.5
0.2
0.1
10
−1
0.05
0.02
10
−2
10
−6
Single Shot
10
−5
10
−4
10
−3
10
−2
10
−1
t
p
(s)
1
Fig 4.
Transient thermal impedance from junction to mounting base as a function of pulse duration
BUK9230-55A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2017. All rights reserved
Product data sheet
Rev. 04 — 15 June 2010
5 of 14
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
