IS66WVE2M16DBLL
IS67WVE2M16DBLL
3.0V Core Async/Page PSRAM
Overview
The IS66WVE2M16DBLL and IS67WVE2M16DBLL is an integrated memory device containing 32Mbit
Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 2M words by 16 bits.
The device includes several power saving modes : Partial Array Refresh mode where data is retained in a
portion of the array and Deep Power Down mode. Both these modes reduce standby current drain. The
die has separate power rails, VDDQ and VSSQ for the I/O to be run from a separate power supply from
the device core.
Features
Asynchronous and page mode interface
Dual voltage rails for optional performance
VDD 2.7V~3.6V, VDDQ 2.7V~3.6V
Page mode read access
Interpage Read access : 70ns
Intrapage Read access : 20ns
Low Power Consumption
Asynchronous Operation < 30 mA
Intrapage Read < 18mA
Standby < 150 uA (max.)
Deep power-down (DPD) < 3uA (Typ)
Low Power Feature
Temperature Controlled Refresh
Partial Array Refresh
Deep power-down (DPD) mode
Operating temperature Range
Industrial: -40°C~85°C
Automotive A1: -40°C~85°C
Package:
48-ball TFBGA
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its
products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services
described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information
and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or
malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or
effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to
its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Rev. D | Oct. 2013
www.issi.com
- SRAM@issi.com
1
IS66WVE2M16DBLL
IS67WVE2M16DBLL
General Description
PSRAM products are high-speed, CMOS pseudo-static random access memory developed
for low-power, portable applications. The 32Mb DRAM core device is organized
as 2 Meg x 16 bits. These devices include the industry-standard, asynchronous memory
interface found on other low-power SRAM or pseudo-SRAM (PSRAM) offerings.
For seamless operation on an asynchronous memory bus, PSRAM products incorporated a
transparent self-refresh mechanism. The hidden refresh requires no additional support
from the system memory controller and has no significant impact on device read/write
performance.
A user-accessible configuration registers (CR) defines how the PSRAM device performs on-
chip refresh and whether page mode read accesses are permitted. This register is
automatically loaded with a default setting during power-up and can be updated at any
time during normal operation.
Special attention has been focused on current consumption during self-refresh. This
product includes two system-accessible mechanisms to minimize refresh current.
Setting sleep enable (ZZ#) to LOW enables one of two low-power modes: partial-array
refresh (PAR) or deep power-down (DPD). PAR limits refresh to only that part of the
DRAM array that contains essential data. DPD halts refresh operation altogether and is
used when no vital information is stored in the device. The system-configurable refresh
mechanisms are accessed through the CR.
A0~A20
Address
Decode Logic
2048K X 16
DRAM
Memory Array
Input
/Output
Mux
And
Buffers
Configuration Register
(CR)
CE#
WE#
OE#
LB#
UB#
ZZ#
Control
Logic
DQ0~DQ15
[ Functional Block Diagram]
Rev. D | Oct. 2013
www.issi.com
- SRAM@issi.com
2
IS66WVE2M16DBLL
IS67WVE2M16DBLL
48Ball TFBGA Ball Assignment
1
2
3
4
5
6
A
B
C
D
E
F
G
H
LB#
DQ8
DQ9
VSSQ
VDDQ
DQ14
DQ15
A18
OE#
UB#
DQ10
DQ11
DQ12
DQ13
A19
A8
A0
A3
A5
A17
NC
A14
A12
A9
A1
A4
A6
A7
A16
A15
A13
A10
A2
CE#
DQ1
DQ3
DQ4
DQ5
WE#
A11
ZZ#
DQ0
DQ2
VDD
VSS
DQ6
DQ7
A20
[Top View]
(Ball Down)
Rev. D | Oct. 2013
www.issi.com
- SRAM@issi.com
3
IS66WVE2M16DBLL
IS67WVE2M16DBLL
Signal Descriptions
All signals for the device are listed below in Table 1.
Table 1. Signal Descriptions
Symbol
VDD
VDDQ
VSS
VSSQ
DQ0~DQ15
A0~A20
LB#
UB#
CE#
OE#
WE#
ZZ#
Type
Power Supply
Power Supply
Power Supply
Power Supply
Input / Output
Input
Input
Input
Input
Input
Input
Input
Core Power supply (2.7V~3.6V)
I/O Power supply (2.7V~3.6V)
All VSS supply pins must be connected to Ground
All VSSQ supply pins must be connected to Ground
Data Inputs/Outputs (DQ0~DQ15)
Address Input(A0~A20)
Lower Byte select
Upper Byte select
Chip Enable/Select
Output Enable
Write Enable
Sleep enable : When ZZ# is LOW, the CR can be loaded, or the device
can enter one of two low-power modes ( DPD or PAR).
Description
Rev. D | Oct. 2013
www.issi.com
- SRAM@issi.com
4
IS66WVE2M16DBLL
IS67WVE2M16DBLL
Functional Description
All functions for the device are listed below in Table 2.
Table 2. Functional Descriptions
Mode
Standby
Read
Write
No operation
PAR
DPD
Load
Configuration
register
Power
Standby
Active
Active
Idle
PAR
DPD
Active
CE#
H
L
L
L
H
H
L
WE#
X
H
L
X
X
X
L
OE#
X
L
X
X
X
X
X
UB#/LB#
X
L
L
X
X
X
X
ZZ#
H
H
H
H
L
L
L
DQ
[15:0]
4
High-Z
Data-Out
Data-In
X
High-Z
High-Z
High-Z
Note
2,5
1,4
1,3,4
4,5
6
6
Notes
1. When UB# and LB# are in select mode (LOW), DQ0~DQ15 are affected as shown.
When only LB# is in select mode, DQ0~DQ7 are affected as shown. When only UB# is
in select mode, DQ8~DQ15 are affected as shown.
2. When the device is in standby mode, control inputs (WE#, OE#), address inputs, and data
inputs/outputs are internally isolated from any external influence.
3. When WE# is active, the OE# input is internally disabled and has no effect on the I/Os.
4. The device will consume active power in this mode whenever addresses are changed.
5. Vin=VDDQ or 0V, all device pins be static (unswitched) in order to achieve standby current.
6. DPD is enabled when configuration register bit CR[4] is “0”; otherwise, PAR is enabled.
Rev. D | Oct. 2013
www.issi.com
- SRAM@issi.com
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
