电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SST89E52RD-40-C-PIE

产品描述8-bit Microcontrollers - MCU 16KB+1KB 40MHz
产品类别嵌入式处理器和控制器    微控制器和处理器   
文件大小933KB,共80页
制造商Microchip(微芯科技)
官网地址https://www.microchip.com
标准
下载文档 详细参数 全文预览

SST89E52RD-40-C-PIE在线购买

供应商 器件名称 价格 最低购买 库存  
SST89E52RD-40-C-PIE - - 点击查看 点击购买

SST89E52RD-40-C-PIE概述

8-bit Microcontrollers - MCU 16KB+1KB 40MHz

SST89E52RD-40-C-PIE规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Microchip(微芯科技)
包装说明PDIP-40
Reach Compliance Codecompliant
具有ADCNO
地址总线宽度16
位大小8
边界扫描NO
CPU系列FLASHFLEX51
最大时钟频率40 MHz
DAC 通道NO
DMA 通道NO
外部数据总线宽度16
格式FIXED POINT
集成缓存NO
JESD-30 代码R-PDIP-T40
长度51.943 mm
低功率模式NO
DMA 通道数量
外部中断装置数量4
I/O 线路数量32
串行 I/O 数1
端子数量40
计时器数量3
片上数据RAM宽度8
片上程序ROM宽度8
最高工作温度70 °C
最低工作温度
PWM 通道YES
封装主体材料PLASTIC/EPOXY
封装代码DIP
封装等效代码DIP40,.6
封装形状RECTANGULAR
封装形式IN-LINE
RAM(字节)1024
RAM(字数)1024
ROM(单词)16384
ROM可编程性FLASH
座面最大高度5.89 mm
速度40 MHz
最大压摆率88 mA
最大供电电压5.5 V
最小供电电压4.5 V
标称供电电压5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
宽度15.24 mm
uPs/uCs/外围集成电路类型MICROCONTROLLER

文档预览

下载PDF文档
FlashFlex51 MCU
SST89E52RD2/RD / SST89V52RD2/RD
SST89E/V58 / 54 / 52RD2/RD FlashFlex51 MCU
EOL Data Sheet
FEATURES:
• 8-bit 8051-Compatible Microcontroller (MCU)
with Embedded SuperFlash Memory
– Fully Software Compatible
– Development Toolset Compatible
– Pin-For-Pin Package Compatible
• SST89E5xRD2 Operation
– 0 to 40 MHz at 5V
• SST89V5xRD2 Operation
– 0 to 33 MHz at 3V
• 1 KByte Internal RAM
• Dual Block SuperFlash EEPROM
– 8 KByte primary block +
8 KByte secondary block
(128-Byte sector size for both blocks)
– Individual Block Security Lock with SoftLock
– Concurrent Operation during
In-Application Programming (IAP)
– Memory Overlay for Interrupt Support during IAP
• Support External Address Range up to 64
KByte of Program and Data Memory
• Three High-Current Drive Ports (16 mA each)
• Three 16-bit Timers/Counters
• Full-Duplex, Enhanced UART
– Framing Error Detection
– Automatic Address Recognition
• Ten Interrupt Sources at 4 Priority Levels
– Four External Interrupt Inputs
• Programmable Watchdog Timer (WDT)
• Programmable Counter Array (PCA)
• Four 8-bit I/O Ports (32 I/O Pins) and
One 4-bit Port
• Second DPTR register
• Low EMI Mode (Inhibit ALE)
• SPI Serial Interface
• Standard 12 Clocks per cycle, the device has an
option to double the speed to 6 clocks per cycle.
• TTL- and CMOS-Compatible Logic Levels
• Brown-out Detection
• Low Power Modes
– Power-down Mode with External Interrupt Wake-up
– Idle Mode
• Temperature Ranges:
– Commercial (0°C to +70°C)
– Industrial (-40°C to +85°C)
• Packages Available
– 40-contact WQFN (Port 4 feature not available)
– 44-lead PLCC
– 40-pin PDIP (Port 4 feature not available)
– 44-lead TQFP
• All non-Pb (lead-free) devices are RoHS compliant
PRODUCT DESCRIPTION
The SST89E52RD2/RD and SST89V52RD2/RD are
members of the FlashFlex51 family of 8-bit microcontroller
products designed and manufactured with SST’s patented
and proprietary SuperFlash CMOS semiconductor pro-
cess technology. The split-gate cell design and thick-oxide
tunneling injector offer significant cost and reliability bene-
fits for SST’s customers. The devices use the 8051 instruc-
tion set and are pin-for-pin compatible with standard 8051
microcontroller devices.
The devices come with 16 KByte of on-chip flash
EEPROM program memory which is partitioned into 2
independent program memory blocks. The primary Block 0
occupies 8 KByte of internal program memory space and
the secondary Block 1 occupies 8 KByte of internal pro-
gram memory space.
The 8-KByte secondary block can be mapped to the lowest
location of the 8 KByte address space; it can also be hid-
den from the program counter and used as an independent
EEPROM-like data memory.
In addition to the 16 KByte of EEPROM program memory
on-chip, the devices can address up to 64 KByte of exter-
nal program memory. In addition to 1024 x8 bits of on-chip
RAM, up to 64 KByte of external RAM can be addressed.
The flash memory blocks can be programmed via a stan-
dard 87C5x OTP EPROM programmer fitted with a special
adapter and the firmware for SST’s devices. During power-
on reset, the devices can be configured as either a slave to
an external host for source code storage or a master to an
external host for an in-application programming (IAP) oper-
ation. The devices are designed to be programmed in-sys-
tem and in-application on the printed circuit board for
maximum flexibility. The devices are pre-programmed with
an example of the bootstrap loader in the memory, demon-
strating the initial user program code loading or subsequent
user code updating via the IAP operation. The sample
bootstrap loader is available for the user’s reference and
convenience only; SST does not guarantee its functionality
or usefulness. Chip-Erase or Block-Erase operations will
erase the pre-programmed sample code.
©2006 Silicon Storage Technology, Inc.
S71255(03)-00-EOL
11/06
1
The SST logo, SuperFlash, and FlashFlex are registered trademarks of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2748  2098  358  46  1640  10  8  1  15  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved