Datasheet
General Purpose CMOS Logic IC
Dual 4ch
Analog Multiplexer/Demultiplexer
BU4052BC BU4052BCF
General Description
The BU4052BC, BU4052BCF, BU4052BCFV are
multiplexers/demultiplexers with capabilities of selection
and mixture of analog signal and digital signal.
This series are configured with dual 4 channels
input/output. The digital signal of the control terminal turns
on the corresponding switch of each channel. The large
amplitude voltage (V
DD
-V
EE
) can be switched by the
control signal with small logical amplitude voltage
(V
DD
-V
SS
).
BU4052BCFV
Key Specifications
Operating Supply Voltage Range:
3V to 18V
Input Voltage Range(Control):
V
SS
to V
DD
Input/Output Voltage Range(switch):
V
EE
to V
DD
Operating Temperature Range:
-40°C to +85°C
W(Typ) x D(Typ) x H(Max)
19.40mm x 6.50mm x 7.95mm
10.00mm x 6.20mm x 1.71mm
5.00mm x 6.40mm x 1.35mm
Packages
DIP16
SOP16
SSOP-B16
Features
Low power consumption
Wide operating supply voltage
High input impedance
DIP16
SOP16
SSOP-B16
Truth Table
CONTROL
INHIBIT
L
L
L
L
H
A
L
H
L
H
Don’t Care
B
L
L
H
H
Don’t Care
ON SWITCH
X0, Y0
X1, Y1
X2, Y2
X3, Y3
NONE
〇Product
structure : Silicon monolithic integrated circuit
.
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 14 • 001
〇This
product has no designed protection against radioactive rays
1/17
TSZ02201-0RDR0GZ00290-1-2
08.Jan.2015 Rev.001
BU4052BC BU4052BCF BU4052BCFV
Pin Configuration
(TOP VIEW)
Y0
Y2
COMMON Y
Y3
Y1
INHIBIT
VEE
VSS
1
16
VDD
X2
X1
COMMON X
X0
X3
A
B
2
15
3
14
4
13
5
12
6
11
7
10
8
9
Pin Description
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pin Name
Y0
Y2
COMMON Y
Y3
Y1
INHIBIT
VEE
VSS
B
A
X3
X0
COMMON X
X1
X2
VDD
I/O
I/O
I/O
I/O
I/O
I/O
I
―
―
I
I
I
I/O
I/O
I/O
I/O
―
Function
Analog Switch Input / Output
Analog Switch Input / Output
Analog Switch Input / Output
Analog Switch Input / Output
Analog Switch Input / Output
Control Input
Power Supply(-)
Power Supply(-)
Control Input
Control Input
Analog Switch Input / Output
Analog Switch Input / Output
Analog Switch Input / Output
Analog Switch Input / Output
Analog Switch Input / Output
Power Supply (+)
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
2/17
TSZ02201-0RDR0GZ00290-1-2
08.Jan.2015 Rev.001
BU4052BC BU4052BCF BU4052BCFV
Block Diagram
VDD
INHIBIT
A
B
VSS
VEE
X0
X1
X2
X3
Y0
Y1
Y2
Y3
COMMON Y
LEVEL
CONVERTER
BINARY TO 1 OF 4 DECODER
WITH INHIBIT
COMMON X
Absolute Maximum Ratings (T
A
=25°C)
Parameter
Supply Voltage
(Note 1)
Symbol
V
DD
V
CIN
V
IN
/ V
OUT
I
CIN
T
opr
T
stg
T
Jmax
DIP16
P
D
SOP16
SSOP-B16
Rating
-0.5 to +20.0
(V
SS
-0.5) ~ (V
DD
+0.5)
(V
EE
-0.5) ~ (V
DD
+0.5)
±10
-40 to +85
-55 to +150
+150
1.25
0.62
0.87
(Note 2)
(Note 3)
(Note 4)
Unit
V
V
V
mA
°C
°C
°C
W
Control Input Voltage
Analog Switch Input/Output Voltage
Control Input Current
Operating Temperature
Storage Temperature
Maximum Junction Temperature
Power Dissipation
(Note 1) It Contain voltage of V
SS
to V
DD
and Voltage of V
EE
to V
DD
. It shoud be V
EE
≤
V
SS
(Note 2) Mounted on 70mm x 70mm x 1.6mm glass epoxy board. Reduce 10.0mW per 1°C above 25°C
(Note 3) Mounted on 70mm x 70mm x 1.6mm glass epoxy board. Reduce 5.0mW per 1°C above 25°C
(Note 4) Mounted on 70mm x 70mm x 1.6mm glass epoxy board. Reduce 7.0mW per 1°C above 25°C
Caution:
Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins
or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding
a fuse, in case the IC is operated over the absolute maximum ratings.
Recommended Operating Conditions (T
A
= -40°C to +85°C)
Parameter
Supply Voltage
Control Input Voltage
Analog Switch Input/Output Voltage
Symbol
V
DD
V
CIN
V
IN
/ V
OUT
Min
3.0
V
SS
V
EE
Typ
-
-
-
Max
18
V
DD
V
DD
Unit
V
V
V
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
3/17
TSZ02201-0RDR0GZ00290-1-2
08.Jan.2015 Rev.001
BU4052BC BU4052BCF BU4052BCFV
Electrical Characteristics (Unless otherwise specified V
EE
=V
SS
=0V, T
A
=25°C)
Parameter
DC Characteristics
3.5
Input “H” voltage
V
IH
7.0
11.0
-
Input “L” voltage
Input “H” current
Input “L” current
ON resistance
V
IL
I
IH
I
IL
R
ON
-
-
-
-
-
-
-
-
ON resistance defluxion
△R
ON
Symbol
Min
Typ
-
-
-
-
-
-
-
-
-
-
-
10
6
4
-
-
-
-
-
15
8
6
170
90
70
150
70
50
20
0.5
0.02
5
10
Max
-
-
-
1.5
3.0
4.0
0.3
-0.3
950
250
160
-
-
-
0.3
-0.3
5
10
15
45
20
15
550
240
160
450
210
160
-
-
-
-
-
Unit
V
DD
=5V
V
V
DD
=10V
V
DD
=15V
V
DD
=5V
V
µA
µA
Ω
V
DD
=10V
V
DD
=15V
V
DD
=15V
V
DD
=15V
V
DD
=5V
V
DD
=10V
V
DD
=15V
V
DD
=5V
Ω
V
DD
=10V
V
DD
=15V
µA
V
DD
=15V
V
DD
=15V
V
DD
=5V
µA
V
DD
=10V
V
DD
=15V
V
DD
=5V
ns
V
DD
=10V
V
DD
=15V
V
DD
=5V
ns
V
DD
=10V
V
DD
=15V
V
DD
=5V
ns
MHz
MHz
%
pF
pF
V
DD
=10V
V
DD
=15V
V
DD
=5V
V
DD
=5V
V
DD
=5V
-
-
Conditions
-
-
V
IH
=15V
V
IL
=0V
-
-
-
-
-
-
-
-
-
-
-
Channel-OFF Leakage current
I
OFF
Quiescent supply current
Switching Characteristics, C
L
=50pF
Propagation delay time
IN→OUT
I
DD
V
IN
=V
DD
or V
EE
t
PLH
t
PHL
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Propagation delay time
CONTROL (A,B)→OUT
t
PHZ
,t
PLZ
t
PZH
,t
PZL
-
Propagation delay time
CONTROL (INHIBIT)→OUT
Maximum propagation frequency
Feed through attenuation
Sine wave distortion
Input capacitance (control input)
Input capacitance (switch input)
t
PHZ
,t
PLZ
t
PZH
,t
PZL
f
MAX
F
T
D
C
C
C
S
-
V
EE
=-5V
V
EE
=-5V
V
EE
=-5V
-
-
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
4/17
TSZ02201-0RDR0GZ00290-1-2
08.Jan.2015 Rev.001
BU4052BC BU4052BCF BU4052BCFV
Waveforms of Switching Characteristics
X0½X3
Y0½Y3
(INPUT)
V
DD
50%
V
EE
CONTROL
A
B
VDD
INHIBIT
50%
X/Y
(OUTPUT)
X/Y
OUT
IN
t
PLH
t
PHL
X0 to X3
Y0 to Y3
VEE, VSS
R
L
C
L
Figure 1. Propagation Delay Time
(IN→OUT) (t
PLH
,t
PHL
)
Figure 2. Test Circuit 1 (t
PLH
,t
PHL
)
V
DD
CONTROL
(INPUT)
V
SS
50%
CONTROL
A
B
VDD
INHIBIT
X/Y
(OUTPUT)
90%
50%
X/Y
OUT
(A,B,C,I
NHIBIT)
→OUT)
(t
PLH
,t
PHL
)
T
VDD
t
PZH
t
PHZ
X0 to X3
Y0 to Y3
VEE, VSS
R
L
C
L
Figure 3. Propagation Delay Time
(CONTROL (A,B,INHIBIT)→OUT) (t
PLH
,t
PHL
)
Figure 4. Test Circuit 2 (t
PZH
,t
PHZ
)
V
DD
CONTROL
(INPUT)
V
SS
50%
CONTROL
A
B
VDD
R
L
C
L
OUT
X/Y
INHIBIT
50%
X/Y
(OUTPUT)
10%
t
PZL
t
PLZ
X0 to X3
Y0 to Y3
VEE, VSS
Figure 5. Propagation Delay Time
(CONTROL (A,B,INHIBIT)→OUT) (t
PZL
,t
PLZ
)
Figure 6. Test Circuit 3 (t
PZL
,t
PLZ
)
www.rohm.com
© 2015 ROHM Co., Ltd. All rights reserved.
TSZ22111 • 15 • 001
5/17
TSZ02201-0RDR0GZ00290-1-2
08.Jan.2015 Rev.001
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
