19-4207; Rev 0; 9/08
E
AVAILABL
ATION KIT
EVALU
1-to-8 I
2
C Bus Switches/Multiplexers with Bus
Lock-Up Detection, Isolation, and Notification
General Description
The MAX7356/MAX7357/MAX7358 8-channel I
2
C
switches/multiplexers expand the main I
2
C bus to any
combination of 8 extended I
2
C buses. They enable a
master on the main bus to isolate and communicate
with devices or groups of devices that may otherwise
have slave address conflicts. Any extended bus can be
connected or disconnected by control packets from the
main I
2
C bus writing to the main control register of
these I
2
C switches.
The MAX7357 and MAX7358 feature an enhanced
mode that includes a built-in timer used to monitor all
extended buses for lock-up conditions. If the clock or
data line of any of these buses is low for more than
25ms (typ), a lock condition is detected. An optional
interrupt can be generated through the bidirectional
RST/INT.
The master can read the bus lock-up register
to find out which extended bus is locked up. The mas-
ter can also enable the MAX7357 or the MAX7358 to
send a “flush-out” sequence on the faulty channel.
There is an optional preconnection check that
can be enabled to toggle the extended bus clock and
data line low then high to ensure the downstream bus is
not locked high prior to connecting it to the host bus.
The MAX7356/MAX7357/MAX7358 are transparent
to signals sent and received at each channel, allowing
multiple masters. Any device connected to an I
2
C
bus can transmit and receive signals; however, only the
master connected to the host side of the MAX7356/
MAX7357/MAX7358 should address the device.
The MAX7356/MAX7357/MAX7358 are available in 24-pin
TSSOP and TQFN packages and are specified over the
extended -40°C to +85°C temperature range.
Features
o
Bus Lock-Up Detection and Isolation (MAX7357,
MAX7358)
o
Host Notification on Detection of Lock-Up
(MAX7357, MAX7358)
o
Maintain Fault Diagnostic Information (MAX7357,
MAX7358)
o
Dual-Function
RST/INT
Provides Lock-Up
Notification and Hardware Reset (MAX7357,
MAX7358)
o
RST
Input Resets I
2
C Interface (MAX7358)
o
3 Address Control Inputs
o
Low R
ON
Switches
o
Logic-Level Translation
o
Low 0.1µA (typ) Standby Current
o
Support Hot Insertion
o
100kbps Standard-Mode or 400kbps Fast-Mode
I
2
C Interface
o
Address Translation Allows Multiple Device with
Same ID
o
5.5V-Tolerant Inputs
o
2.3V to 5.5V Supply
MAX7356/MAX7357/MAX7358
Ordering Information
PART
MAX7356ETG+
MAX7356EUG+**
MAX7357ETG+
MAX7357EUG+**
MAX7358ETG+
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
-40°C to +85°C
PIN-PACKAGE
24 TQFN-EP*
24 TSSOP
24 TQFN-EP*
24 TSSOP
24 TQFN-EP*
Applications
Servers
RAID
Base Stations
Control and Automation Devices
SFP Control Interface
Networking Equipment
MAX7358EUG+**
-40°C to +85°C
24 TSSOP
+Denotes
a lead-free/RoHS-compliant package.
*EP
= Exposed pad.
**Future
product—contact factory for availability.
Selector Guide
PART
MAX7356
MAX7357
MAX7358
ENHANCED
MODE
No
Yes
Yes
PRECONNECTION
WIGGLE TEST
No
Yes, enhanced mode only
Yes, enhanced mode only
POWER-UP
STATE
Basic mode
Enhanced mode
Basic mode
RST/INT
BIDIRECTIONAL
RST
only
Yes
Yes
Typical Operating Circuit and Pin Configurations appear at end of data sheet.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
1-to-8 I
2
C Bus Switches/Multiplexers with Bus
Lock-Up Detection, Isolation, and Notification
MAX7356/MAX7357/MAX7358
ABSOLUTE MAXIMUM RATINGS
(Voltages referenced to GND.)
V
DD
.................................................................. -0.3V to +6.0V
All Other Pins.....................................................-0.3V to +6.0V
Input Currents
V
DD
...............................................................................100mA
GND ..............................................................................100mA
All Input Pins.....................................................................±20mA
Output Current ....................................................................25mA
Continuous Power Dissipation (T
A
= +70°C)
24-Pin TSSOP (derate 13.9mW/°C above +70°C) .....1111mW
24-Pin TQFN (derate 27.8mW/°C above +70°C) .......2222mW
Junction-to-Case Thermal Resistance (
θ
JC
) (Note 1)
24-Pin TSSOP...............................................................13°C/W
24-Pin TQFN................................................................3.0°C/W
Junction-to-Ambient Thermal Resistance (
θ
JA
) (Note 1)
24-Pin TSSOP............................................................72.0°C/W
24-Pin TQFN..............................................................36.0°C/W
Operating Temperature Range ......................... -40°C to +85°C
Junction Temperature .................................................... +150°C
Storage Temperature Range ........................... -65°C to +150°C
Lead Temperature (soldering, 10s) ................................+300°C
Note 1:
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer
board. For detailed information on package thermal considerations, refer to
www.maxim-ic.com/thermal-tutorial.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS (3.3V SUPPLY)
(V
DD
= +2.3V to +3.6V, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at V
DD
= +3.3V, T
A
= +25°C.) (Notes 2–5)
PARAMETER
POWER SUPPLY
Supply Voltage
Supply Current
Standby Current
Power-On Reset Voltage
Power-On Reset Hysteresis
INPUT SCL, INPUT/OUTPUT SDA
Low-Level Input Voltage
High-Level Input Voltage
Low-Level Output Current
Input Leakage Current
Input Capacitance
SELECT INPUTS A0 to A2,
RST
Low-Level Input Voltage
High-Level Input Voltage
Input Leakage Current
Input Capacitance
V
IL
V
IH
I
LI
C
I
A0 to A2, and
RST
at V
DD
or GND
V
I
= GND
0.7 x
V
DD
-1
2
+1
0.3 x
V
DD
V
V
µA
pF
V
IL
V
IH
I
OL
I
LH
, I
LI
C
I
V
OL
= 0.4V
V
OL
= 0.6V
V
SCL
and V
SDA
= V
DD
or GND
V
I
= GND
0.7 x
V
DD
3
6
-1
15
+1
0.3 x
V
DD
V
V
mA
µA
pF
V
DD
I
DD
I
STB
V
POR
V
HYST
Basic mode
V
DD
= 3.6V;
no load, f
SCL
=
Enhanced mode
400kHz
(MAX7357/MAX7358 only)
No load, V
I
= V
DD
or GND, V
DD
= 3.6V
V
DD
rising
0.9
2.3
30
45
0.1
1.4
0.4
3.6
50
µA
70
1
2.1
µA
V
V
V
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
2
_______________________________________________________________________________________
1-to-8 I
2
C Bus Switches/Multiplexers with Bus
Lock-Up Detection, Isolation, and Notification
ELECTRICAL CHARACTERISTICS (3.3V SUPPLY) (continued)
(V
DD
= +2.3V to +3.6V, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at V
DD
= +3.3V, T
A
= +25°C.) (Notes 2–5)
PARAMETER
PASS GATE
Switch Resistance
R
ON
V
DD
= 3.0V to 3.6V, V
O
= 0.4V, I
O
= 15mA
V
DD
= 2.3V to 2.7V, V
O
= 0.4V, I
O
= 10mA
V
SWin
= V
DD
= 3.3V, I
SWout
= -100µA
Switch Output Voltage
V
SW
V
SWin
= V
DD
= 3.0V to 3.6V, I
SWout
= -100µA
V
SWin
= V
DD
= 2.5V, I
SWout
= -100µA
V
SWin
= V
DD
= 2.3V to 2.7V, I
SWout
= -100µA
Basic mode
V
I
= V
DD
or GND
Enhanced mode
(MAX7357/MAX7358)
V
I
= GND
V
OL
= 0.4V (MAX7357/MAX7358)
V
RST/INT
= V
DD
or GND
3
-1
+1
1.1
-1
-2
3
1.6
1.5
2.0
+1
+2
µA
pF
mA
µA
5
7
11
16
1.9
2.8
V
30
55
Ω
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX7356/MAX7357/MAX7358
Leakage Current
Input/Output Capacitance
OUTPUT
RST/INT
Low-Level Output Current
Leakage Current
I
L
C
IO
I
OL
I
LH
, I
LI
ELECTRICAL CHARACTERISTICS (5V SUPPLY)
(V
DD
= +4.5V to +5.5V, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at V
DD
= +5V, T
A
= +25°C.) (Notes 2–5)
PARAMETER
POWER SUPPLY
Supply Voltage
Supply Current
Standby Current
Power-On Reset Voltage
Power-On Reset Hysteresis
INPUT SCL, INPUT/OUTPUT SDA
Low-Level Input Voltage
High-Level Input Voltage
Low-Level Output Current
Input Leakage Current
Input Capacitance
SELECT INPUTS A0 TO A2,
RST
Low-Level Input Voltage
High-Level Input Voltage
Input Leakage Current
V
IL
V
IH
I
LI
A0 to A2, and
RST
pins at V
DD
or GND
0.7 x
V
DD
-1
+1
0.3 x
V
DD
V
V
µA
V
IL
V
IH
I
OL
I
LH
, I
LI
C
I
V
OL
= 0.4V
V
OL
= 0.6V
V
SCL
= V
SDA
= V
DD
or GND
V
I
= GND
0.7 x
V
DD
3
6
-1
15
+1
0.3 x
V
DD
V
V
mA
µA
pF
V
DD
I
DD
I
STB
V
POR
V
HYST
Basic mode
V
DD
= 5V;
no load, f
SCL
= Enhanced mode
400kHz
(MAX7357/MAX7358 only)
No load, V
I
= V
DD
or GND, V
DD
= 5.5V
V
DD
rising
0.9
4.5
65
90
0.2
1.4
0.4
5.5
100
130
1
2.1
µA
µA
V
V
V
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
_______________________________________________________________________________________
3
1-to-8 I
2
C Bus Switches/Multiplexers with Bus
Lock-Up Detection, Isolation, and Notification
MAX7356/MAX7357/MAX7358
ELECTRICAL CHARACTERISTICS (5V SUPPLY) (continued)
(V
DD
= +4.5V to +5.5V, T
A
= -40°C to +85°C, unless otherwise noted. Typical values are at V
DD
= +5V, T
A
= +25°C.) (Notes 2–5)
PARAMETER
Input Capacitance
PASS GATE
Switch Resistance
Switch Output Voltage
R
ON
V
SW
V
DD
= 4.5V to 5.5V, V
O
= 0.4V, I
O
= 15mA
V
SWin
= V
DD
= 5.0V, I
SWout
= -100µA
V
SWin
= V
DD
= 4.5V to 5.5V, I
SWout
= -100µA
MAX7356
Leakage Current
Input/Output Capacitance
OUTPUT
RST/INT
Low-Level Output Current
Leakage Current
I
OL
I
LH
, I
LI
V
OL
= 0.4V (MAX7357/MAX7358)
V
RST/INT
= V
DD
or GND
3
-1
+1
mA
µA
I
L
C
IO
V
I
= V
DD
or GND
V
I
= GND
Enhanced mode
(MAX7357/MAX7358)
2.6
-1
-2
3
4
9
3.6
4.5
+1
+2
µA
pF
24
Ω
V
SYMBOL
C
I
V
I
= GND
CONDITIONS
MIN
TYP
2
MAX
UNITS
pF
TIMING CHARACTERISTICS (STANDARD-MODE) (Figures 1, 2, 3)
(V
DD
= 2.3V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted.) (Notes 2, 6)
PARAMETER
Propagation Delay from SDA to
SD_ or SCL to SC_
SCL Clock Frequency
Bus Free Time Between a STOP
and START Condition
Hold Time (Repeated) START
Condition After this Period, the
First Clock Pulse is Generated
LOW Period of the SCL Clock
HIGH Period of the SCL Clock
Setup Time for a Repeated
START Condition
Setup Time for a STOP Condition
Data Hold Time
Data Setup Time
Rise Time of Both SDA and SCL
Signals
Fall Time of Both SDA and SCL
Signals
Capacitive Load for Each Bus
Line
Pulse Width of Spikes that Must
be Suppressed by the Input Filter
SYMBOL
t
PD
f
SCL
t
BUF
(Note 7)
0
4.7
CONDITIONS
MIN
TYP
MAX
0.3
100
UNITS
ns
kHz
µs
t
HD;STA
t
LOW
t
HIGH
t
SU;STA
t
SU;STO
t
HD;DAT
t
SU;DAT
t
R
t
F
C
b
t
SP
(Note 8)
4.0
4.7
4.0
4.7
4.0
0
250
1000
300
400
50
3.45
µs
µs
µs
µs
µs
µs
ns
ns
ns
pF
ns
4
_______________________________________________________________________________________
1-to-8 I
2
C Bus Switches/Multiplexers with Bus
Lock-Up Detection, Isolation, and Notification
TIMING CHARACTERISTICS (STANDARD-MODE) (Figures 1, 2, 3) (continued)
(V
DD
= 2.3V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted.) (Notes 2, 6)
PARAMETER
Data Valid Time
Data Valid Acknowledge
Low-Level Reset Time
Reset Time
Recovery to Start
SYMBOL
t
VD;DAT
t
VD:ACK
t
WL(rst)
t
rst
t
REC;STA
500
0
5
(High to low)
(Low to high)
CONDITIONS
MIN
TYP
MAX
1
0.6
1
UNITS
µs
µs
ns
ns
ns
MAX7356/MAX7357/MAX7358
TIMING CHARACTERISTICS (FAST-MODE) (Figures 1, 2, 3)
(V
DD
= 2.3V to 5.5V, T
A
= -40°C to +85°C, unless otherwise noted.) (Notes 2, 6)
PARAMETER
Propagation Delay from SDA to
SD_ or SCL to SC_
SCL Clock Frequency
Bus Free Time Between a STOP
and START Condition
Hold Time (Repeated) START
Condition After this Period,
the First Clock Pulse is Generated
LOW Period of the SCL Clock
HIGH Period of the SCL Clock
Setup Time for a Repeated
START Condition
Setup Time for a STOP Condition
Data Hold Time
Data Setup Time
Rise Time of Both SDA and SCL
Signals
Fall Time of Both SDA and SCL
Signals
Capacitive Load for Each Bus
Line
Pulse Width of Spikes that Must
be Suppressed by the Input Filter
Data Valid Time
Data Valid Acknowledge
Low-Level Reset Time
Reset Time
Recovery to START
SYMBOL
t
PD
f
SCL
t
BUF
t
HD;STA
t
LOW
t
HIGH
t
SU;STA
t
SU;STO
t
HD;DAT
t
SU;DAT
t
R
t
F
C
b
t
SP
t
VD;DAT
t
VD;ACK
t
WL(rst)
t
rst
t
REC;STA
500
0
5
(High to low)
(Low to high)
(Note 8)
(Note 7)
0
1.3
0.6
1.3
0.6
0.6
0.6
0
100
20 +
0.1C
b
20 +
0.1C
b
300
300
400
50
1
0.6
1
0.9
CONDITIONS
MIN
TYP
MAX
0.3
400
UNITS
ns
kHz
µs
µs
µs
µs
µs
µs
µs
ns
ns
ns
pF
ns
µs
µs
ns
ns
ns
_______________________________________________________________________________________
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
