电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74AUP2G3404GF,125

产品描述Buffers & Line Drivers Lo-Pwr buffer & inverter
产品类别半导体    逻辑   
文件大小918KB,共19页
制造商NXP(恩智浦)
官网地址https://www.nxp.com
标准
下载文档 详细参数 选型对比 全文预览

74AUP2G3404GF,125概述

Buffers & Line Drivers Lo-Pwr buffer & inverter

74AUP2G3404GF,125规格参数

参数名称属性值
Product AttributeAttribute Value
制造商
Manufacturer
NXP(恩智浦)
产品种类
Product Category
Buffers & Line Drivers
RoHSDetails
Number of Input Lines2 Input
Number of Output Lines2 Output
电源电压-最大
Supply Voltage - Max
3.6 V
电源电压-最小
Supply Voltage - Min
1.1 V
最小工作温度
Minimum Operating Temperature
- 40 C
最大工作温度
Maximum Operating Temperature
+ 125 C
安装风格
Mounting Style
SMD/SMT
封装 / 箱体
Package / Case
XSON-6
系列
Packaging
Cut Tape
系列
Packaging
MouseReel
系列
Packaging
Reel
输出类型
Output Type
CMOS
Logic FamilyAUP
Number of Channels1 Channel
工作电源电流
Operating Supply Current
500 nA
Pd-功率耗散
Pd - Power Dissipation
250 mW
传播延迟时间
Propagation Delay Time
11.4 ns
工厂包装数量
Factory Pack Quantity
5000

文档预览

下载PDF文档
74AUP2G3404
Low-power buffer and inverter
Rev. 1 — 22 August 2012
Product data sheet
1. General description
The 74AUP2G3404 is a single buffer and single inverter.
Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall
times across the entire V
CC
range from 0.8 V to 3.6 V.
This device ensures a very low static and dynamic power consumption across the entire
V
CC
range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the damaging backflow current through the device
when it is powered down.
2. Features and benefits
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F Class 3A exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Low static power consumption; I
CC
= 0.9
A
(maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
CC
I
OFF
circuitry provides partial power-down mode operation
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C

74AUP2G3404GF,125相似产品对比

74AUP2G3404GF,125 74AUP2G3404GS,125 74AUP2G3404GN,125
描述 Buffers & Line Drivers Lo-Pwr buffer & inverter Buffers & Line Drivers 74AUP2G3404GS/X2SON6/REEL 7" Q Buffers & Line Drivers 74AUP2G3404GN/X2SON6/REEL 7" Q
Product Attribute Attribute Value Attribute Value Attribute Value
制造商
Manufacturer
NXP(恩智浦) NXP(恩智浦) NXP(恩智浦)
产品种类
Product Category
Buffers & Line Drivers Buffers & Line Drivers Buffers & Line Drivers
RoHS Details Details Details
安装风格
Mounting Style
SMD/SMT SMD/SMT SMD/SMT
封装 / 箱体
Package / Case
XSON-6 XSON-6 XSON-6
工厂包装数量
Factory Pack Quantity
5000 5000 5000
系列
Packaging
Reel Reel Reel

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1524  2902  622  1315  885  31  59  13  27  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved