Storage Temperature Range............................ -65°C to +150°C
Lead Temperature (soldering, 10s)..................................+300°C
Soldering Temperature (reflow).......................................+260°C
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics
(Note 1)
µMAX
Junction-to-Ambient Thermal Resistance (θ
JA
)..........113°C/W
Junction-to-Case Thermal Resistance (θ
JC
)................36°C/W
Note 1:
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
board. For detailed information on package thermal considerations, refer to
www.maximintegrated.com/thermal-tutorial.
Electrical Characteristics
PARAMETER
ANALOG INPUT (Note 3)
Input Voltage Range
Absolute Input Voltage Range
Input Leakage Current
Input Capacitance
Input-Clamp Protection Current
STATIC PERFORMANCE (Note 4)
Resolution
No Missing Codes
Offset Error
Offset Temperature Coefficient
Gain Error
Gain Error Temperature Coefficient
Integral Nonlinearity
Differential Nonlinearity
(V
DD
= 4.75V to 5.25V, V
OVDD
= 2.3V to 5.25V, f
SAMPLE
= 500ksps; T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are
at T
A
= +25°C.) (Note 2)
SYMBOL
CONDITIONS
MIN
TYP
MAX
+V
REF
xk
+5.1
+0.1
+0.001
32
Both inputs
N
V
OVDD
≤ 3.6V
V
OVDD
> 3.6V
V
OVDD
≤ 3.6V
V
OVDD
> 3.6V
V
OVDD
≤ 3.6V
V
OVDD
> 3.6V
Guaranteed by design
-20
16
16
-3.25
-4.75
±0.003
-6.0
-7.5
±0.007
INL
DNL
-1.75
-2.2
-1.0
±0.5
±1.3
+1.75
+2.2
+1
+6.0
+7.5
±0.7
+3.25
+4.75
+20
+10
UNITS
AIN+ to AIN-, k = 5/4.096
AIN+ to GND
AIN- to GND
Acquisition phase
0
-0.1
-0.1
-10
V
V
µA
pF
mA
Bits
Bits
LSB
LSB/°C
LSB
LSB/°C
LSB
LSB
www.maximintegrated.com
Maxim Integrated
│
2
MAX11160
16-Bit, 500ksps, +5V SAR ADC with
Internal Reference in µMAX
Electrical Characteristics (continued)
(V
DD
= 4.75V to 5.25V, V
OVDD
= 2.3V to 5.25V, f
SAMPLE
= 500ksps; T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are
at T
A
= +25°C.) (Note 2)
PARAMETER
Positive Full-Scale Error
Analog Input CMR
Power-Supply Rejection (Note 5)
Transition Noise
REFERENCE
REF Initial Accuracy
REF Temperature Coefficient
REF Output Impedance
DYNAMIC PERFORMANCE (Note 6)
Signal-to-Noise Ratio
Signal-to-Noise Plus Distortion
Spurious-Free Dynamic Range
Total Harmonic Distortion
Intermodulation Distortion (Note 7)
SAMPLING DYNAMICS
Throughput Sample Rate
Transient Response
Full-Power Bandwidth
Aperture Delay
Aperture Jitter
POWER SUPPLIES
Analog Supply Voltage
Interface Supply Voltage
Analog Supply Current
V
DD
Shutdown Current
Interface Supply Current
OVDD Shutdown Current
Power Dissipation
V
DD
= 5V, V
OVDD
= 3.3V
35.4
I
OVDD
V
OVDD
= 2.3V
V
OVDD
= 5.25V
V
DD
V
OVDD
I
VDD
4.75
2.3
5.0
5.6
0.08
1.44
4.0
5.25
5.25
7.0
10
2.0
5.0
10
V
V
mA
µA
mA
µA
mW
Full-scale step
-3dB point
-0.1dB point
6
> 0.2
2.5
50
0
500
400
ksps
ns
MHz
ns
ps
RMS
SNR
SINAD
SFDR
THD
IMD
V
OVDD
≤ 3.6V
V
OVDD
> 3.6V
V
OVDD
≤ 3.6V
V
OVDD
> 3.6V
-115.0
90.0
89.4
99.5
96.5
-103.0
-99
-96.5
dBFS
dB
91.7
91.4
104.85
dB
dB
dB
V
REF
TC
REF
Z
REF
4.092
-17
4.096
±7
0.1
4.100
+17
V
ppm/°C
Ω
CMR
PSR
SYMBOL
CONDITIONS
V
OVDD
≤ 3.6V
V
OVDD
> 3.6V
Referred to the output
PSR vs. V
DD
, referred to the output
MIN
-5.7
-7.7
-1.9
-7.8
0.5
TYP
±2.3
MAX
+5.7
+7.7
UNITS
LSB
LSB/V
LSB/V
LSB
RMS
www.maximintegrated.com
Maxim Integrated
│
3
MAX11160
16-Bit, 500ksps, +5V SAR ADC with
Internal Reference in µMAX
Electrical Characteristics (continued)
(V
DD
= 4.75V to 5.25V, V
OVDD
= 2.3V to 5.25V, f
SAMPLE
= 500ksps; T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are
at T
A
= +25°C.) (Note 2)
PARAMETER
SYMBOL
CONDITIONS
MIN
0.7 x
V
OVDD
0.3 x
V
OVDD
±0.05 x
V
OVDD
10
V
IN
= 0V or V
OVDD
-10
V
OVDD
- 0.4
0.4
-10
15
t
CYC
t
CONV
t
ACQ
t
CNVPW
t
SCLK
CNVST rising to data available
t
ACQ
= t
CYC
- t
CONV
CS
mode
V
OVDD
> 4.5V
SCLK Period (CS Mode)
V
OVDD
> 2.7V
V
OVDD
> 2.3V
V
OVDD
> 4.5V
SCLK Period (Daisy-Chain Mode)
SCLK Low Time
SCLK High Time
SCLK Falling Edge to Data Valid
Delay
t
SCLK
t
SCLKL
t
SCLKH
V
OVDD
> 4.5V
t
DSDO
V
OVDD
> 2.7V
V
OVDD
> 2.3V
V
OVDD
> 2.7V
V
OVDD
> 2.3V
2
1.3
0.5
5
14
20
25
16
24
30
6
6
12
18
23
ns
ns
ns
ns
ns
1.5
+10
+10
TYP
MAX
UNITS
DIGITAL INPUTS (SDI, SCLK, CNVST)
Input Voltage High
Input Voltage Low
Input Hysteresis
Input Capacitance
Input Current
DIGITAL OUTPUT (SDO)
Output Voltage High
Output Voltage Low
Three-State Leakage Current
Three-State Output Capacitance
TIMING (Note 8)
Time Between Conversions
Conversion Time
Acquisition Time
CNVST Pulse Width
µs
µs
µs
ns
V
OH
V
OL
I
SOURCE
= 2mA
I
SINK
= 2mA
V
V
µA
pF
V
IH
V
IL
V
HYS
C
IN
I
IN
V
V
V
pF
µA
www.maximintegrated.com
Maxim Integrated
│
4
MAX11160
16-Bit, 500ksps, +5V SAR ADC with
Internal Reference in µMAX
Electrical Characteristics (continued)
(V
DD
= 4.75V to 5.25V, V
OVDD
= 2.3V to 5.25V, f
SAMPLE
= 500ksps; T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are
at T
A
= +25°C.) (Note 2)
PARAMETER
CNVST Low to SDO D15 MSB Valid
(CS Mode)
CNVST High or SDI High or Last
SCLK Falling Edge to SDO High
Impedance
SDI Valid Setup Time from CNVST
Rising Edge
SDI Valid Hold Time from CNVST
Rising Edge
SCLK Valid Setup Time from
CNVST Rising Edge
SCLK Valid Hold Time from CNVST
Rising Edge
SDI Valid Setup Time from SCLK
Falling Edge
SDI Valid Hold Time from SCLK
Falling Edge
SYMBOL
t
EN
t
DIS
t
SSDICNV
t
HSDICNV
CONDITIONS
V
OVDD
> 2.7V
V
OVDD
< 2.7V
CS
mode
MIN
TYP
MAX
14
18
20
UNITS
ns
ns
4-wire
CS
mode
4-wire
CS
mode
5
0
3
3
3
5
6
0
10
15
20
ns
ns
ns
ns
t
SSCKCNV
Daisy-chain mode
t
HSCKCNV
Daisy-chain mode
V
OVDD
> 4.5V, daisy-chain mode
t
SSDISCK
V
OVDD
> 2.7V, daisy-chain mode
V
OVDD
> 2.3V, daisy-chain mode
t
HSDISCK
Daisy-chain mode
Daisy-chain mode with busy indicator,
V
OVDD
> 4.5V
ns
ns
SDI High to SDO High
t
DSDOSDI
Daisy-chain mode with busy indicator,
V
OVDD
> 2.7V
Daisy-chain mode with busy indicator,
V
OVDD
> 2.3V
ns
Note 2:
Maximum and minimum limits are fully production tested over specified supply voltage range and at a temperature of
+25°C. Limits over the operating temperature range are guaranteed by design and device characterization.
Note 3:
See the
Analog Inputs
and
Overvoltage Input Clamps
sections.
Note 4:
Static Performance limits are guaranteed by design and device characterization. For definitions, see the
Definitions
section.
Note 5:
Defined as the change in positive full-scale code transition caused by a ±5% variation in the V
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
