74LVC2G07
Buffers with open-drain outputs
Rev. 10 — 21 August 2017
Product data sheet
1
General description
The 74LVC2G07 provides two non-inverting buffers.
The output of this device is an open drain and can be connected to other open-drain
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
device in a mixed 3.3 V and 5 V environment.
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall
time.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing the damaging backflow current through the
device when it is powered down.
2
Features and benefits
•
•
•
•
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant input/output for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
–
JESD8-7 (1.65 V to 1.95 V)
–
JESD8-5 (2.3 V to 2.7 V)
–
JESD8-B/JESD36 (2.7 V to 3.6 V)
ESD protection:
–
HBM JESD22-A114F exceeds 2 000 V
–
MM JESD22-A115-A exceeds 200 V
-24 mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C
•
•
•
•
•
•
•
•
Nexperia
Buffers with open-drain outputs
74LVC2G07
3
Ordering information
Package
Temperature
range
Name
SC-88
TSOP6
XSON6
XSON6
XSON6
XSON6
X2SON6
Table 1. Ordering information
Type number
Description
plastic surface-mounted package; 6 leads
plastic surface-mounted package (TSOP6); 6 leads
plastic extremely thin small outline package;
no leads; 6 terminals; body 1 x 1.45 x 0.5 mm
plastic extremely thin small outline package;
no leads; 6 terminals; body 1 x 1 x 0.5 mm
extremely thin small outline package; no leads;
6 terminals; body 0.9 x 1.0 x 0.35 mm
extremely thin small outline package; no leads;
6 terminals; body 1.0 x 1.0 x 0.35 mm
Version
SOT363
SOT457
SOT886
SOT891
SOT1115
SOT1202
74LVC2G07GW
74LVC2G07GV
74LVC2G07GM
74LVC2G07GF
74LVC2G07GN
74LVC2G07GS
74LVC2G07GX
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
plastic thermal extremely thin small outline package; SOT1255
no leads; 6 terminals; body 1 x 0.8 x 0.35 mm
4
Marking
Marking code
V7
V07
V7
V7
V7
V7
V7
[1]
Table 2. Marking
Type number
74LVC2G07GW
74LVC2G07GV
74LVC2G07GM
74LVC2G07GF
74LVC2G07GN
74LVC2G07GS
74LVC2G07GX
[1]
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5
Functional diagram
1
1A
1Y
6
1A
1
6
1Y
Y
3
2A
2Y
4
2A
3
mnb093
4
2Y
A
GND
mna591
mnb092
Figure 1. Logic symbol
74LVC2G07
Figure 2. IEC logic symbol
All information provided in this document is subject to legal disclaimers.
Figure 3. Logic diagram (one driver)
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 10 — 21 August 2017
2 / 19
Nexperia
Buffers with open-drain outputs
74LVC2G07
6
Pinning information
6.1 Pinning
74LVC2G07
74LVC2G07
1A
GND
2A
1
2
3
001aab670
1A
1
6
1Y
6
5
4
1Y
V
CC
GND
2
5
V
CC
2Y
2A
3
4
2Y
001aab671
Transparent top view
Figure 4. Pin configuration SOT363 and SOT457
74LVC2G07
1A
GND
2A
1
2
3
6
5
4
1Y
V
CC
2Y
Figure 5. Pin configuration SOT886
74LVC2G07
1A
1
GND
3
2A
2
5
4
2Y
1Y
6
V
CC
001aag423
Transparent top view
aaa-019821
Figure 6. Pin configuration SOT891, SOT1115 and
SOT1202
Transparent top view
Figure 7. Pin configuration SOT1255 (X2SON6)
6.2 Pin description
Table 3. Pin description
Symbol
1A
GND
2A
2Y
V
CC
1Y
Pin
1
2
3
4
5
6
Description
data input
ground (0 V)
data input
data output
supply voltage
data output
74LVC2G07
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 10 — 21 August 2017
3 / 19
Nexperia
Buffers with open-drain outputs
74LVC2G07
7
Functional description
[1]
Table 4. Function table
Input nA
L
H
[1]
Output nY
L
Z
H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.
8
Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
V
I
< 0 V
[1]
Min
-0.5
-50
-0.5
-50
[1]
[1] [2]
Max
+6.5
-
+6.5
-
+6.5
+6.5
50
100
-
+150
250
Unit
V
mA
V
mA
V
V
mA
mA
mA
°C
mW
V
O
< 0 V
Active mode
Power-down mode
V
O
= 0 V to 6.5 V
-0.5
-0.5
-
-
-100
-65
T
amb
= -40 °C to +125 °C
[3]
-
The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
For SC-88 and SC-74 packages: above 87.5 °C the value of P
tot
derates linearly with 4.0 mW/K.
For X2SON6 and XSON6 packages: above 118 °C the value of P
tot
derates linearly with 7.8 mW/K.
9
Recommended operating conditions
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and V
CC
= 1.65 V to 2.7 V
fall rate
V
CC
= 2.7 V to 5.5 V
Active mode
Power-down mode; V
CC
= 0 V
Table 6. Recommended operating conditions
Symbol
V
CC
V
I
V
O
T
amb
Δt/ΔV
Conditions
Min
1.65
0
0
0
-40
-
-
Typ
-
-
-
-
-
-
-
Max
5.5
5.5
5.5
5.5
+125
20
10
Unit
V
V
V
V
°C
ns/V
ns/V
74LVC2G07
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 10 — 21 August 2017
4 / 19
Nexperia
Buffers with open-drain outputs
74LVC2G07
10 Static characteristics
Table 7. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
T
amb
= -40 °C to +85 °C
V
IH
[1]
Conditions
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
Min
0.65 x V
CC
1.7
2.0
0.7 x V
CC
-
-
-
-
-
-
-
-
-
-
[2]
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
±0.1
±0.1
±0.1
0.1
5
2.5
Max
-
-
-
-
0.7
0.8
0.3 x V
CC
0.10
0.45
0.30
0.40
0.55
0.55
±1
±2
±2
4
500
-
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
μA
μA
μA
pF
HIGH-level input
voltage
V
IL
LOW-level input
voltage
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
0.35 x V
CC
V
V
OL
LOW-level output
voltage
V
I
= V
IH
or V
IL
I
O
= 100 μA; V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
I
I
I
OZ
I
OFF
I
CC
ΔI
CC
C
I
input leakage current V
I
= 5.5 V or GND; V
CC
= 0 V to 5.5 V
OFF-state output
current
power-off leakage
current
supply current
additional supply
current
input capacitance
V
I
= V
IH
or V
IL
; V
O
= V
CC
or GND;
V
CC
= 5.5 V
V
I
or V
O
= 5.5 V; V
CC
= 0 V
V
I
= 5.5 V or GND; I
O
= 0 A;
V
CC
= 1.65 V to 5.5 V
per pin; V
I
= V
CC
- 0.6 V; I
O
= 0 A;
V
CC
= 2.3 V to 5.5 V
-
-
-
-
[2]
-
-
74LVC2G07
All information provided in this document is subject to legal disclaimers.
© Nexperia B.V. 2017. All rights reserved.
Product data sheet
Rev. 10 — 21 August 2017
5 / 19
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
