SM564043U7UN6BU
May 23, 2000
Revision History
• May 23, 2000
Added Command Truth Table, Mode Register Table and notes.
Modified waveforms ( Auto Refresh (CBR) cycle and Power Down Mode and Clock Mask).
• November 25, 1998
Changed datasheet part no. from SM56404307UN6UU to SM56404307UN6BU.
Removed specifications for CAS Latency 1.
Modified vertical mating connector part no.
Modified DC and AC specifications.
• May 27, 1998
Datasheet released.
C
orporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
36 Linford Forum, Rockingham Dr., Linford Wood, Milton Keynes, MK14 6LY, UK • Tel: +44-1908 234030 • Fax: +44-1908-234191
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
1
SM564043U7UN6BU
May 23, 2000
32MByte (4M x 64) CMOS Synchronous DRAM Module - 4Mx16 based
168-pin DIMM, Unbuffered
Features
•
•
•
•
•
•
•
Standard
Configuration
Cycle Time
CAS# Latency
Burst Length
Burst Type
No. of Internal
Banks per SDRAM
• Operating Voltage
• Refresh
• Device Physicals
:
:
:
:
:
:
:
:
:
:
JEDEC
Non-parity
8/10/12ns
2&3
1, 2, 4, 8 or Page
Linear/Interleave
2/4
3.3V
4K/8K
400mil TSOP
•
•
•
•
Lead Finish
:
Gold
Length x Height
:
133.35mm x 27.94mm
No. of sides
:
Single-sided
Mating Connector (Examples)
Vertical
:
AMP-382830-6
Functional Diagram
DQMB4
DQMB5
DQMB0
DQMB1
CS0#
CKE0
CLK0
4Mx16
SDRAM
4Mx16
SDRAM
4Mx16
SDRAM
4Mx16
SDRAM
DQMB2
DQMB3
DQMB6
DQMB7
CS2#
DQ0~DQ15
DQ32~DQ47
DQ16~DQ31
DQ48~DQ63
DQ0~DQ63
Notes:
1. A0~A11 and BA0 to all SDRAMs.
2. A12/BA1 to all SDRAMs (see page 2 for details).
3. RAS#, CAS# and WE# to all devices.
4. Data is terminated using 10Ω series resistors.
5. CLK signals are terminated with series resistors and/or
padding capacitors depending on load per clock.
6. Refer to note on page 3 for details on DQM control scheme.
SA0~SA2
SCL
A0~A2
SCL
SDA
SERIAL PD
EEPROM
SDA
V
CC
V
SS
Decoupling capacitors
to all devices.
( All specifications of this device are subject to change without notice.)
C
orporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
36 Linford Forum, Rockingham Dr., Linford Wood, Milton Keynes, MK14 6LY, UK • Tel: +44-1908 234030 • Fax: +44-1908-234191
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
2
SM564043U7UN6BU
May 23, 2000
Pin Name
A0~A12
BA0, BA1
DQ0~DQ63
CLK0~CLK3
RAS#
CAS#
CKE0
DQMB0~DQMB7
Addresses
Bank Select Address
Data Inputs/Outputs
Clock Inputs
Row Address Strobes
Column Address Strobes
Clock Enable
DQ Mask Enables
CS0#, CS2#
WE#
SA0~SA2
SDA
SCL
V
CC
V
SS
NC
Chip Selects
Write Enable
Decode Inputs
Serial Data Input/Output
Serial Clock
Power Supply
Ground
No Connection
Note:
DQMs v/s Data I/Os
DQMB0
DQMB1
DQMB2
DQMB3
DQMB4
DQMB5
DQMB6
DQMB7
controls
controls
controls
controls
controls
controls
controls
controls
DQ0~DQ7
DQ8~DQ15
DQ16~DQ23
DQ24~DQ31
DQ32~DQ39
DQ40~DQ47
DQ48~DQ55
DQ56~DQ63
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
Pin
Designation
V
SS
DQ0
DQ1
DQ2
DQ3
V
CC
DQ4
DQ5
DQ6
DQ7
DQ8
V
SS
DQ9
DQ10
DQ11
DQ12
DQ13
V
CC
DQ14
DQ15
NC
NC
V
SS
NC
NC
V
CC
WE#
DQMB0
DQMB1
CS0#
NC
V
SS
A0
A2
A4
A6
A8
A10/AP (Note1)
BA1 (Note 2)
V
CC
V
CC
CLK0
Pin
No.
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
Pin
Designation
V
SS
NC
CS2#
DQMB2
DQMB3
NC
V
CC
NC
NC
NC
NC
V
SS
DQ16
DQ17
DQ18
DQ19
V
CC
DQ20
NC
NC
NC
V
SS
DQ21
DQ22
DQ23
V
SS
DQ24
DQ25
DQ26
DQ27
V
CC
DQ28
DQ29
DQ30
DQ31
V
SS
CLK2
NC
NC
SDA
SCL
V
CC
Pin
No.
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
Pin
Designation
V
SS
DQ32
DQ33
DQ34
DQ35
V
CC
DQ36
DQ37
DQ38
DQ39
DQ40
V
SS
DQ41
DQ42
DQ43
DQ44
DQ45
V
CC
DQ46
DQ47
NC
NC
V
SS
NC
NC
V
CC
CAS#
DQMB4
DQMB5
NC
RAS#
V
SS
A1
A3
A5
A7
A9
BA0
A11
V
CC
CLK1
A12 (Note 3)
Pin
No.
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
Pin
Designation
V
SS
CKE0
NC
DQMB6
DQMB7
NC
V
CC
NC
NC
NC
NC
V
SS
DQ48
DQ49
DQ50
DQ51
V
CC
DQ52
NC
NC
NC
V
SS
DQ53
DQ54
DQ55
V
SS
DQ56
DQ57
DQ58
DQ59
V
CC
DQ60
DQ61
DQ62
DQ63
V
SS
CLK3
NC
SA0
SA1
SA2
V
CC
Addressing Scheme
2 Bank SDRAMs
A0~A12 : Row Addresses
A0~A7 : Column Addresses
BA0
: Bank Select Address
4 Bank SDRAMs
A0~A11 : Row Addresses
A0~A7 : Column Addresses
BA0, BA1: Bank Select Addresses
Note :
1. A10/AP initiates Auto-precharge.
2. BA1 is NC for 2 bank SDRAMs.
3. A12 is NC for 4 bank SDRAMs.
C
orporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
36 Linford Forum, Rockingham Dr., Linford Wood, Milton Keynes, MK14 6LY, UK • Tel: +44-1908 234030 • Fax: +44-1908-234191
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
3
SM564043U7UN6BU
May 23, 2000
DC Characteristics
Absolute Maximum Ratings
Parameter
Voltage on any pin relative to V
SS
Power Dissipation
Operating Temperature
Storage Temperature
Short Circuit Output Current
Symbol
V
T
P
T
T
opr
T
stg
I
OS
Ratings
- 1.0 to +4.6
4
0 to +70
- 55 to +150
50
Unit
V
W
°C
°C
mA
Recommended DC Operating Conditions
(T
A
= 0 to +70°C)
Parameter
Supply Voltage
Ground
Input High Voltage
Input Low Voltage
Symbol
V
CC
V
SS
V
IH
V
IL
Min
3.0
0
2.0
-0.3
Typ
3.3
0
-
-
Max
3.6
0
V
CC
+0.3V
0.8
V
Unit
V
V
C
orporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
36 Linford Forum, Rockingham Dr., Linford Wood, Milton Keynes, MK14 6LY, UK • Tel: +44-1908 234030 • Fax: +44-1908-234191
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
4
SM564043U7UN6BU
May 23, 2000
DC Characteristics (cont’d)
Capacitance
(V
CC
= 3.3V±0.3V, T
A
= +25°C)
Parameter
Input Capacitance (Address, WE#, RAS#, CAS#, CLK0, CKE0)
Input Capacitance (CS0#, CS2#)
Input Capacitance (DQMB0 ~DQMB7)
Input/Output Capacitance (DQ0~DQ63)
Notes : Capacitance is sampled per Mil-Std-883.
Symbol
C
I1
C
I2
C
I3
C
I/O
Max
30
20
15
17
Unit
pF
pF
pF
pF
(V
CC
= 3.3V±0.3V, V
SS
= 0V, T
A
= 0 to +70 °C)
Parameter
Input Leakage Current
Output Leakage Current
Output High Voltage
Output Low Voltage
Symbol
I
LI
I
LO
V
OH
V
OL
Test Conditions
0V
≤
V
in
≤
V
CC
+0.3V
0V
≤V
out
≤
V
CC
D
out
= Disable
High I
out
= -2mA
Low I
out
= 2mA
2.4
-
-
0.4
2.4
-
-
0.4
2.4
-
-
0.4
V
V
8ns
10ns
Min Max Min Max
-40
40
-40
40
-10
10
-10
10
12ns
Min Max
-40
40
-10
10
Unit
µA
µA
C
orporate Headquarters:
P. O. Box 1757, Fremont, CA 94538, USA • Tel:(510) 623-1231 • Fax:(510) 623-1434 • E-mail: info@smartm.com
Europe:
36 Linford Forum, Rockingham Dr., Linford Wood, Milton Keynes, MK14 6LY, UK • Tel: +44-1908 234030 • Fax: +44-1908-234191
Asia/Pacific:
Plot 18, Lrg Jelawat 4, Kawasan Perindustrian Seberang Jaya 13700, Prai, Penang, Malaysia • Tel: +604-3992909 • Fax: +604-3992903
5
MicroPython开源版块
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
