b. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation
process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder intercon-
nection.
c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
Document Number: 71233
S-21251—Rev. B, 05-Aug-02
www.vishay.com
2-1
Si5433DC
Vishay Siliconix
SPECIFICATIONS (T
J
= 25_C UNLESS OTHERWISE NOTED)
Parameter
Static
Gate Threshold Voltage
Gate-Body Leakage
Zero Gate Voltage Drain Current
On-State Drain Current
a
V
GS(th)
I
GSS
I
DSS
I
D(on)
V
DS
= V
GS
, I
D
= --250
mA
V
DS
= 0 V, V
GS
=
8
V
V
DS
= --16 V, V
GS
= 0 V
V
DS
= --16 V, V
GS
= 0 V, T
J
= 85_C
V
DS
--5
V, V
GS
= --4.5 V
V
GS
= --4.5 V, I
D
= --4.8 A
Drain-Source On-State Resistance
a
r
DS(on)
V
GS
= --2.5 V, I
D
= --4.2 A
V
GS
= --1.8 V, I
D
= --1 A
Forward Transconductance
a
Diode Forward Voltage
a
g
fs
V
SD
V
DS
= --10 V, I
D
= --4.8 A
I
S
= --1.1 A, V
GS
= 0 V
--20
0.036
0.045
0.062
15
--0.8
--1.2
0.040
0.052
0.072
S
V
Ω
--0.45
100
--1
--5
V
nA
mA
A
Symbol
Test Condition
Min
Typ
Max
Unit
Dynamic
b
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Source-Drain Reverse Recovery Time
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
t
rr
I
F
= --1.1 A, di/dt = 100 A/ms
V
DD
= --10 V, R
L
= 10
Ω
I
D
≅
--1 A, V
GEN
= --4.5 V, R
G
= 6
Ω
V
DS
= --10 V, V
GS
= --4.5 V, I
D
= --4.8 A
15
3.6
2.5
22
29
94
54
30
35
45
140
80
60
ns
22
nC
Notes
a. Pulse test; pulse width
≤
300
ms,
duty cycle
≤
2%.
b. Guaranteed by design, not subject to production testing.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
