MUN5315DW1,
NSBC114TPDXV6
Complementary Bias
Resistor Transistors
R1 = 10 kW, R2 =
8
kW
NPN and PNP Transistors with Monolithic
Bias Resistor Network
This series of digital transistors is designed to replace a single
device and its external resistor bias network. The Bias Resistor
Transistor (BRT) contains a single transistor with a monolithic bias
network consisting of two resistors; a series base resistor and a
base−emitter resistor. The BRT eliminates these individual
components by integrating them into a single device. The use of a BRT
can reduce both system cost and board space.
Features
(3)
R
1
Q
1
Q
2
R
2
(4)
(5)
R
1
(6)
http://onsemi.com
PIN CONNECTIONS
(2)
(1)
R
2
•
S and NSV Prefix for Automotive and Other Applications
•
•
•
•
Requiring Unique Site and Control Change Requirements;
AEC-Q101 Qualified and PPAP Capable
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
MARKING DIAGRAMS
6
15 M
G
G
1
SOT−363
CASE 419B
MAXIMUM RATINGS
(T
A
= 25°C both polarities Q1 (PNP) and Q2 (NPN), unless otherwise noted)
Rating
Collector−Base Voltage
Collector−Emitter Voltage
Collector Current
−
Continuous
Input Forward Voltage
Input Reverse Voltage
−NPN
−PNP
Symbol
V
CBO
V
CEO
I
C
V
IN(fwd)
V
IN(rev)
Max
50
50
100
40
6
5
Unit
Vdc
Vdc
mAdc
Vdc
Vdc
15
M
G
1
15 M
G
G
SOT−563
CASE 463A
= Specific Device Code
= Date Code*
= Pb−Free Package
(Note: Microdot may be in either location)
*Date Code orientation may vary depending
upon manufacturing location.
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
ORDERING INFORMATION
Device
MUN5315DW1T1G,
SMUN5315DW1T1G
NSBC114TPDXV6T1G
Package
SOT−363
SOT−563
Shipping
†
3,000 / Tape & Reel
4,000 / Tape & Reel
†For information on tape and reel specifications, including part orientation and
tape sizes, please refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
©
Semiconductor Components Industries, LLC, 2012
September, 2012
−
Rev. 0
1
Publication Order Number:
DTC114TP/D
MUN5315DW1, NSBC114TPDXV6
THERMAL CHARACTERISTICS
Characteristic
MUN5315DW1 (SOT−363) One Junction Heated
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance,
Junction to Ambient
MUN5315DW1 (SOT−363) Both Junction Heated
(Note 3)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance,
Junction to Ambient
Thermal Resistance,
Junction to Lead
Junction and Storage Temperature Range
NSBC114TPDXV6 (SOT−563) One Junction Heated
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance,
Junction to Ambient
NSBC114TPDXV6 (SOT−563) Both Junction Heated
(Note 3)
Total Device Dissipation
T
A
= 25°C
Derate above 25°C
Thermal Resistance,
Junction to Ambient
Junction and Storage Temperature Range
1. FR−4 @ Minimum Pad.
2. FR−4 @ 1.0 x 1.0 Inch Pad.
3. Both junction heated values assume total power is sum of two equally powered channels.
(Note 1)
(Note 1)
(Note 1)
P
D
500
4.0
250
−55
to +150
mW
mW/°C
°C/W
°C
(Note 1)
(Note 1)
(Note 1)
P
D
357
2.9
350
mW
mW/°C
°C/W
(Note 1)
(Note 2)
(Note 1)
(Note 2)
(Note 1)
(Note 2)
(Note 1)
(Note 2)
P
D
250
385
2.0
3.0
493
325
188
208
−55
to +150
mW
mW/°C
°C/W
°C/W
°C
(Note 1)
(Note 2)
(Note 1)
(Note 2)
(Note 1)
(Note 2)
P
D
187
256
1.5
2.0
670
490
mW
mW/°C
°C/W
Symbol
Max
Unit
R
qJA
R
qJA
R
qJL
T
J
, T
stg
R
qJA
R
qJA
T
J
, T
stg
http://onsemi.com
2
MUN5315DW1, NSBC114TPDXV6
ELECTRICAL CHARACTERISTICS
(T
A
= 25°C both polarities Q
1
(PNP) and Q
2
(NPN), unless otherwise noted)
Characteristic
OFF CHARACTERISTICS
Collector−Base Cutoff Current
(V
CB
= 50 V, I
E
= 0)
Collector−Emitter Cutoff Current
(V
CE
= 50 V, I
B
= 0)
Emitter−Base Cutoff Current
(V
EB
= 6.0 V, I
C
= 0)
Collector−Base Breakdown Voltage
(I
C
= 10
mA,
I
E
= 0)
Collector−Emitter Breakdown Voltage (Note 4)
(I
C
= 2.0 mA, I
B
= 0)
ON CHARACTERISTICS
DC Current Gain (Note 4)
(I
C
= 5.0 mA, V
CE
= 10 V)
Collector−Emitter Saturation Voltage (Note 4)
(I
C
= 10 mA, I
B
= 1.0 mA)
Input Voltage (off)
(V
CE
= 5.0 V, I
C
= 100
mA)
(NPN)
(V
CE
= 5.0 V, I
C
= 100
mA)
(PNP)
Input Voltage (on)
(V
CE
= 0.2 V, I
C
= 10 mA) (NPN)
(V
CE
= 0.2 V, I
C
= 10 mA) (PNP)
Output Voltage (on)
(V
CC
= 5.0 V, V
B
= 2.5 V, R
L
= 1.0 kW)
Output Voltage (off)
(V
CC
= 5.0 V, V
B
= 0.25 V, R
L
= 1.0 kW)
Input Resistor
Resistor Ratio
4. Pulsed Condition: Pulse Width = 300 msec, Duty Cycle
≤
2%.
h
FE
V
CE(sat)
V
i(off)
160
−
−
−
−
−
−
4.9
7.0
−
350
−
0.6
0.6
1.4
1.4
−
−
10
−
−
0.25
−
−
−
−
0.2
−
13
−
Vdc
Vdc
I
CBO
I
CEO
I
EBO
V
(BR)CBO
V
(BR)CEO
−
−
−
50
50
−
−
−
−
−
100
500
0.9
−
−
nAdc
nAdc
mAdc
Vdc
Vdc
Symbol
Min
Typ
Max
Unit
V
i(on)
Vdc
V
OL
V
OH
R1
R
1
/R
2
Vdc
Vdc
kW
400
P
D
, POWER DISSIPATION (mW)
350
300
250
200
150
100
50
0
−50
−25
0
25
50
75
100
125
150
(1) (2)
(1) SOT−363; 1.0 x 1.0 inch Pad
(2) SOT−563; Minimum Pad
AMBIENT TEMPERATURE (°C)
Figure 1. Derating Curve
http://onsemi.com
3
MUN5315DW1, NSBC114TPDXV6
TYPICAL CHARACTERISTICS
−
NPN TRANSISTOR
MUN5315DW1, NSBC114TPDXV6
1
V
CE(sat)
, COLLECTOR−EMITTER
VOLTAGE (V)
I
C
/I
B
= 10
h
FE
, DC CURRENT GAIN
75°C
−25°C
0.01
T
A
=
−25°C
25°C
1000
75°C
V
CE
= 10 V
0.1
25°C
100
10
0.001
0
20
40
30
10
I
C
, COLLECTOR CURRENT (mA)
50
1
1
10
I
C
, COLLECTOR CURRENT (mA)
100
Figure 2. V
CE(sat)
vs. I
C
3.6
C
ob
, OUTPUT CAPACITANCE (pF)
3.2
2.8
2.4
2.0
1.6
1.2
0.8
0.4
0
0
5
10
15 20 25 30 35 40
V
R
, REVERSE VOLTAGE (V)
45
50
I
C
, COLLECTOR CURRENT (mA)
f = 10 kHz
I
E
= 0 A
T
A
= 25°C
100
75°C
10
1
0.1
0.01
Figure 3. DC Current Gain
25°C
T
A
=
−25°C
V
O
= 5 V
0
1
2
3
4
5
6
7
V
in
, INPUT VOLTAGE (V)
8
9
10
0.001
Figure 4. Output Capacitance
Figure 5. Output Current vs. Input Voltage
10
V
in
, INPUT VOLTAGE (V)
T
A
=
−25°C
1
75°C
25°C
V
O
= 0.2 V
0.1
0
40
10
20
30
I
C
, COLLECTOR CURRENT (mA)
50
Figure 6. Input Voltage vs. Output Current
http://onsemi.com
4
MUN5315DW1, NSBC114TPDXV6
TYPICAL CHARACTERISTICS
−
PNP TRANSISTOR
MUN5315DW1, NSBC114TPDXV6
1
V
CE(sat)
, COLLECTOR−EMITTER
VOLTAGE (V)
I
C
/I
B
= 10
75°C
0.1
−25°C
0.01
25°C
1000
75°C
h
FE
, DC CURRENT GAIN
T
A
=
−25°C
100
25°C
10
V
CE
= 10 V
1
0.001
0
20
40
30
10
I
C
, COLLECTOR CURRENT (mA)
50
1
10
I
C
, COLLECTOR CURRENT (mA)
100
Figure 7. V
CE(sat)
vs. I
C
10
C
ob
, OUTPUT CAPACITANCE (pF)
8
7
6
5
4
3
2
1
0
0
10
20
30
40
V
R
, REVERSE VOLTAGE (V)
50
I
C
, COLLECTOR CURRENT (mA)
9
f = 10 kHz
l
E
= 0 A
T
A
= 25°C
Figure 8. DC Current Gain
100
75°C
10
25°C
1
0.1
0.01
V
O
= 5 V
0
1
2
3
4
5
6
7
V
in
, INPUT VOLTAGE (V)
8
9
10
T
A
=
−25°C
0.001
Figure 9. Output Capacitance
Figure 10. Output Current vs. Input Voltage
10
V
O
= 0.2 V
V
in
, INPUT VOLTAGE (V)
T
A
=
−25°C
1
75°C
25°C
0.1
0
10
20
30
40
I
C
, COLLECTOR CURRENT (mA)
50
Figure 11. Input Voltage vs. Output Current
http://onsemi.com
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
